


{ Electronics }



20/July/2014

{Electronics}

Digital Electronics

* Boolean Algebra :-

It was developed by George Boole by the help of switches [Relay circuits]. Boolean Algebra developed three theorems are called Basic theorem or Boolean Theorem.

1. NOT Theorem :-

$$\begin{array}{lcl} 1 & \longrightarrow & 0 \\ 0 & \longrightarrow & 1 \\ A & \longrightarrow & \bar{A} \\ \bar{\bar{A}} & \longrightarrow & A = A \end{array}$$

2. AND Theorem (\cdot) :-

$$\begin{array}{lcl} 0 \cdot 0 & = & 0 \\ 0 \cdot 1 & = & 0 \\ 1 \cdot 0 & = & 0 \\ 1 \cdot 1 & = & 1 \end{array} \quad \begin{array}{lcl} 0 \cdot A & = & 0 \\ 1 \cdot A & = & A \\ A \cdot A & = & A \\ A \cdot \bar{A} & = & 0 \end{array}$$

3. OR Theorem ($+$) :-

$$\begin{array}{lcl} 0 + 0 & = & 0 \\ 0 + 1 & = & 1 \\ 1 + 0 & = & 1 \\ 1 + 1 & = & 1 \end{array} \quad \begin{array}{lcl} 0 + A & = & A \\ 1 + A & = & 1 \\ A + A & = & A \\ A + \bar{A} & = & 1 \end{array}$$

* Distributive Theorem :-

$$\begin{aligned}U &= (A+B).(A+C) \\&= A.A + A.C + A.B + B.C \\&= A + AC + AB + BC \\&= A(1+C+B) + BC = A.1 + BC\end{aligned}$$

$$\boxed{U = A + BC} \quad \text{---} \quad (*)$$

Short Trick :-

When two brackets are available and first term of both brackets are same then we apply distributive theorem like this -

$$U = (A+B)(A+C)$$

$$U = A.A + B.C$$

$$\boxed{U = A + BC} \quad \text{---} \quad (**)$$

Ques For the given expression find the minimise equation.

$$y = (A+B)(A+\bar{B})(\bar{A}+B)(\bar{A}+\bar{B})$$

Solⁿ

$$y = (A.A + B.\bar{B})(\bar{A}.\bar{A} + B.\bar{B})$$

$$y = (A+0)(\bar{A}+0)$$

$$= A.\bar{A} = 0 \quad \text{Ans}$$

Ques For the given expression find the minimise eqⁿ.

$$y = (A+B+C)(A+B+\bar{C})(A+\bar{B}+C)$$

Solⁿ

$$y = (A+B+C)(A+B+\bar{C})(A+\bar{B}+C)$$

Let $A+B = x$

So,

$$y = (x+C)(x+\bar{C})(A+\bar{B}+C)$$

$$y = (x \cdot x + C\bar{C})(A+\bar{B}+C)$$

$$y = x(A+\bar{B}+C)$$

$$y = (A+B)(A+\bar{B}+C)$$

Again let $\bar{B}+C = y$

So

$$y = (A+B)(A+y)$$

$$y = A \cdot A + B \cdot y$$

$$y = A + B \cdot [\bar{B}+C]$$

$$y = A + B\bar{B} + BC$$

$$y = A + BC$$

Ans

* Short Trick -

$$(A+B)(A+C) = A+BC$$

$$A+BC \stackrel{1 \quad 2 \cdot 3}{=} (A+B)(A+C)$$

$$(1+2 \cdot 3) = (1+2)(1+3)$$

Ques Find the minimise expression of the given eqⁿ.

$$y = B + \bar{B}C$$

Solⁿ

$$y = B + \bar{B}C$$

$$y = (B + \bar{B}C) = (B + \bar{B})(B + C)$$

$$y = B + C \quad \text{Ans}$$

Ques Find the minimise equation of the given expression.

$$y = \bar{A}Bc + A\bar{B}C + AB\bar{C} + ABC$$

Solⁿ

$$y = \bar{A}Bc + A\bar{B}C + AB\bar{C} + ABC$$

$$= \bar{A}Bc + A\bar{B}C + AB(\bar{C} + C)$$

$$= \bar{A}Bc + A\bar{B}C + AB$$

$$\left\{ \because (C + \bar{C}) = 1 \right\}$$

$$= \bar{A}Bc + A[B + \bar{B}C]$$

$$= \bar{A}Bc + A(B + \bar{B})(B + C)$$

$$= \bar{A}Bc + A(B + C)$$

$$= \bar{A}Bc + AB + AC$$

$$= B(\bar{A}c + A) + AC$$

$$= B(A + \bar{A}c) + AC$$

$$= B(\bar{A} + A)(A + C) + AC$$

$$= B(A + C) + AC$$

$$y = AB + BC + AC \quad \underline{\text{Ans}}$$

Ques Find the minimise expression of the given equation.

$$y = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC$$

Solⁿ

$$y = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC$$

$$= \bar{A}\bar{B}C + \bar{A}B\bar{C} + BC(\bar{A} + A)$$

$$= \bar{A}\bar{B}C + \bar{A}B\bar{C} + BC$$

$$= \bar{A}\bar{B}C + B[C + \bar{A}\bar{C}]$$

$$= \bar{A}\bar{B}C + B(C + \bar{A})(C + \bar{C})$$

$$= \bar{A}\bar{B}C + B(C + \bar{A})$$

$$= \bar{A}\bar{B}C + BC + \bar{A}B$$

$$= C(\bar{A}\bar{B} + B) + \bar{A}B$$


$$= C(B + \bar{A}) + \bar{A}B$$

$$y = \bar{A}C + BC + \bar{A}B \quad \underline{\text{Ans}}$$

* Sum of Product (SOP) And Product of Sum (POS):-

1. Sum of Product (SOP):-


It is used variable output of the digital circuit is 1. (high)



2. Product of Sum (POS):-

It is used variable output of the digital circuit is zero.

e.g. :-



Ques From the given table find the output minimise expression by using SOP.

A	B	y
0	0	1
0	1	0
1	0	1
1	1	1

Sol: ∴ SOP is written for the high output.

So

A	B		Y	
0	0		1	→ $\bar{A}\bar{B}$
0	1		0	
1	0		1	→ $A\bar{B}$
1	1		1	→ AB

$$\begin{aligned}
 Y_{SOP} &= (\bar{A}\bar{B}) + (A\bar{B}) + (AB) \\
 &\Rightarrow \bar{B}(\bar{A}+A) + AB \\
 &= \bar{B} + AB \\
 &= (\bar{B}+A)(\bar{B}+B)
 \end{aligned}$$

$$\boxed{Y_{SOP} = A + \bar{B}} \quad \text{--- (I)}$$

for POS:-

Since POS written for the low output

So,

A	B		Y	
0	0		1	
0	1		0	→ $A + \bar{B}$
1	0		1	
1	1		0	

So,

$$\boxed{Y_{POS} = A + \bar{B}} \quad \text{--- (II)}$$

from equation (I) and (II)

$$\boxed{SOP_{exp.} = POS_{exp.}}$$

Ques from the given truth table find the minimise expression of output.

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

→ $\bar{A}Bc$

→ $AB\bar{c}$


Solⁿ

$$Y_{sop} = \bar{A}Bc + AB\bar{c}$$

$$Y_{sop} = B(\bar{A}c + A\bar{c})$$

Ans

* Logical Venn Diagram :-



Ques from the given diagram find the minimise expression for the shaded region by using SOP.


Solⁿ

$$Y_{sop} = A\bar{B} + A\bar{B} + \bar{A}B$$

$$= A(\bar{B} + \bar{B}) + \bar{A}B$$

$$= A + \bar{A}B$$

1 2, 3



$$= (A + \bar{A})(A + B)$$

$$Y_{sop} = (A + B) \quad \left\{ \because (A + \bar{A}) = 1 \right\}$$

Ans

Ques From the given diagram find the output minimise expression for the shaded region by using SOP.

Solⁿ

$$Y_{sop} = A\bar{B} + AB + \bar{A}\bar{B}$$

$$= A(\bar{B} + B) + \bar{A}\bar{B}$$



$$= A + \bar{A}\bar{B}$$

1 + 2,3

$$= (A + \bar{A})(A + \bar{B})$$

$$Y_{sop} = A + \bar{B}$$

Ans




Ques for the given diagram find the minimise expression.

Solⁿ

$$Y_{sop} = ABC\bar{C} + ABC + ABC + \bar{A}BC$$

ABC
1 1 0
ABC



ABC
1 0 1
A-bar B C

ABC
1 1 1
A B C

ABC
0 1 1
A-bar B C

$$Y_{sop} = ABC\bar{C} + ABC + BC(A + \bar{A})$$

$$Y_{\text{sop}} = ABC\bar{C} + A\bar{B}C + BC$$

$$= ABC\bar{C} + C(B + A\bar{B})$$

$$= ABC\bar{C} + C[(B+A)(B+\bar{B})]$$

$$= ABC\bar{C} + BC + AC$$


$$= B(C + AC) + AC$$

=

$$= B[(C+A)(C+\bar{C})] + AC$$

$$Y_{\text{sop}} = BC + AB + AC \quad \text{Ans}$$

Ques Find the minimise expression for the given diagram



Note :-

1. Each term taken from the truth table for implementation of SOP expression is called Minterm.

Minterm must include every variable.

Minterm has dot (·) sign in between.

2. Each term taken from the truth table for the implementation of POS expression it is called as Maxterm.

Maxterm will have +ve sign in between and include every variable.

* Mathematical Representation of SOP and POS :-

For n variable the value assigned to the maximum number of 1's is given by $(2^n - 1)$.

SOP :-

	A	B	Y
Minterm = $\sum m(0, 2, 3)$	0 ← 0	0	1
	1 ← 0	1	0 →
	2 ← 1	0	1
	3 ← 1	1	1

$(2^n - 1)$ where n is the no. of variable {here 2}

POS :-

$$\text{Maxterm} = \prod M(1)$$

• SOP is always equal to POS.

Ques For the given function $f(A, B, C) = \sum m(0, 2, 3, 6)$
find the ~~equivalent~~ ~~and~~ POS.

Solⁿ ~~for POS~~

Here number of variable = 3

So

$$2^3 - 1 = 8 - 1 = 7$$

Equivalent POS is -

$$= \Pi M(1, 4, 5, 7)$$

Ans

Ques Find the equivalent POS of $f(A, B, C, D) = \sum m(0, 2, 3, 6, 7, 11, 13)$.

Solⁿ Here number of variable = 4

So $2^4 - 1 = 15$

Equivalent POS :-

$$= \Pi M(1, 4, 5, 8, 9, 10, 12, 14, 15)$$

21/July/2014

Note :-

Representation of SOP or POS without reducing the number of variable is called Canonical form of representation.

Ques For the given expression $f(A, B, C) = A + \bar{B}C$ represents minterm of canonical form of SOP. And Identify no. of minterms presents.

Solⁿ :-

$$f(A, B, C) = A + \bar{B}C$$

$$\begin{aligned}
 f(A, B, C) &= A \cdot 1 + \bar{B}C \cdot 1 \\
 &= A[B + \bar{B}][C + \bar{C}] + \bar{B}C[A + \bar{A}] \\
 &= A[BC + B\bar{C} + \bar{B}C + \bar{B}\bar{C}] + A\bar{B}C + \bar{A}\bar{B}C \\
 &= ABC + AB\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}C
 \end{aligned}$$

$$f(A, B, C)_{\text{sop}} = ABC + AB\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + \bar{A}\bar{B}C$$

Ans

There is 5 min term.

IInd Method :-

A	B	C	
0	0	0	
0	0	1	→ o/p → 1
0	1	0	
0	1	1	
1	0	0	→ o/p → 1
1	0	1	→ o/p → 1
1	1	0	→ o/p → 1
1	1	1	→ o/p → 1

$$f_{\text{sop}} = ABC + AB\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + \bar{A}\bar{B}C$$

Ques For the given function find the number of min terms

① $f(A, B, C, D) = A + \bar{C}D$

② $f(A, B, C, D) = B + C\bar{D}$

Soln:-

$$f(A, B, C, D) = A + \bar{C}D$$

A B C D

0 0 0 0

0 0 0 1

0 0 1 0

0 0 1 1

0 1 0 0

0 1 0 1

0 1 1 0

0 1 1 1

1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

So no. of minterm = 10

(i) $f(A, B, C, D) = A + CD = 10$ min term

(ii) $f(A, B, C, D) = B + CD = 10$ minterm

* Note :-

- For a single variable we have 4 types of truth tables so we have 4 types of Boolean expression.

e.g.

A	Y_1	Y_2	Y_3	Y_4
0	0	0	1	1
1	0	1	0	1

$2^{2'} = 4$

- So for n no. of variables no. of possible truth table or Boolean expression or switching expression is given by - $= 2^{2^n}$

Ques for 4-variable no. of possible boolean expression is given by -

Solⁿ

$$2^{2^4} = 2^{16} = 2^{10} \times 2^6$$

$$= 1024 \times 64$$

$$= 65536 \text{ Ans}$$

* Positive Logic and Negative Logic :-

- If higher values are assigned to higher voltages and lower values are assigned to lower voltages such a logic is called +ve logic.

e.g.:-

logic 0	—————	0V
logic 1	—————	+5V

- If the values are reverse the resultant logic will be negative logic.

e.g.:-

logic 0	—————	+5V
logic 1	—————	0V

The process of conversion of +ve logic to negative logic or vice-versa is called as "duality."

e.g.:-

AND → +ve logic

A	B	Y (A·B)
0	0	0
0	1	0
1	0	0
1	1	1

OR → -ve logic

A	B	Y (A+B)
1	1	1
1	0	1
0	1	1
0	0	0

Small → (10) = 1
 → (01) = 1
 big ↓ small

* Important Point for duality :-

(i) $0 \longleftrightarrow 1$

(ii) $\bullet \longleftrightarrow +$

(iii) Variable as it is.

Examples :-

$A \cdot B$	$\xrightarrow{\text{duality}}$	$A + B$
$A + B$	$\xrightarrow{\hspace{1cm}}$	$A \cdot B$
$\overline{A \cdot B}$	$\xrightarrow{\hspace{1cm}}$	$\overline{A + B}$
$\overline{A + B}$	$\xrightarrow{\hspace{1cm}}$	$\overline{A \cdot B}$
$(\overline{A}B + A\overline{B})$	$\xrightarrow{\hspace{1cm}}$	$(\overline{A} + B) \cdot (A + \overline{B})$ $= (\overline{A}A + \overline{A}\overline{B} + AB + B\overline{B})$ $= (\overline{A}\overline{B} + AB) \quad \left\{ \begin{array}{l} \because A\overline{A} = 0 \\ B\overline{B} = 0 \end{array} \right.$

Ques Find the dual of $y = AB + CD$

Solⁿ $y_D = (A+B) \cdot (C+D)$ Ans
 $y_{DD} = AB + CD = y$

Ques Find the dual of $y = AB + BC + AC$.

Solⁿ

$$\begin{aligned}
 y_D &= (A+B) \cdot (B+C) \cdot (A+C) \\
 &= (B \cdot B + A \cdot C) \cdot (A+C) \\
 &= (B + AC) \cdot (A+C) \\
 &= A \cdot B + B \cdot C + A \cdot AC + A \cdot CC \\
 &= A \cdot B + B \cdot C + A \cdot C + A \cdot C
 \end{aligned}$$

$y_D = A \cdot B + B \cdot C + A \cdot C$ Ans
 \rightarrow self dual,

- If single time dual results same expression then it is called self dual expression.

Ques Find the dual of given expression -

$$Y = (A+B)(B+C)(A+C).$$

Solⁿ

$$Y = (A+B) \cdot (B+C) \cdot (A+C)$$

$$Y_D = AB + BC + AC \quad \text{--- (1)}$$

Since eqⁿ (1) is self dual so

$Y = (A+B)(B+C)(A+C)$ is also self dual expression.

Ques Check wheather self dual or not?

$$Y = \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{A}\bar{C}$$

Solⁿ

$$\begin{aligned} Y_D &= (\bar{A} + \bar{B}) \cdot (\bar{B} + \bar{C}) \cdot (\bar{A} + \bar{C}) \\ &= (\bar{B} + \bar{A}) \cdot (\bar{B} + \bar{C}) \cdot (\bar{A} + \bar{C}) \\ &= (\bar{B}\bar{B} + \bar{A}\bar{C}) \cdot (\bar{A} + \bar{C}) \\ &= (\bar{B} + \bar{A}\bar{C}) \cdot (\bar{A} + \bar{C}) \\ &= \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{A} \cdot \bar{A}\bar{C} + \bar{A} \cdot \bar{C} \cdot \bar{C} \end{aligned}$$

$$Y_D = \bar{A}\bar{B} + \bar{B}\bar{C} + \bar{A}\bar{C}$$

Self dual expression,

Q. $Y = (\bar{A} + \bar{B}) \cdot (\bar{B} + \bar{C}) \cdot (\bar{A} + \bar{C})$ check duality.


Solⁿ

It's also a self dual.

Current prefers resistance less path.

Note:-

Duality of single variable:-




For ~~n~~ number of variable number of possible self dual expression is given by $2^{2^{n-1}}$.



{ SWITCHING CIRCUITS }

The circuit produces same input same output condition is called Buffer.


Common Collector configuration is also called Buffer.




A	Y
0	0
1	1



A	Y
0	1
1	0




NOT Gate.




Bistable Multivibrator.

⇒ Even numbers of NOT gate with feedback is called as Bistable Multivibrator.



Astable Multivibrator. (Not stable)





The output waveform of Astable multivibrator is square wave.

⇒ Odd numbers of NOT gate combination with feedback is called Astable Multivibrator.

A		B		
A	B			Y
0	0			0
0	1			0
1	0			0
1	1			1


AND Gate.

Equivalent Symbols:-



Input Condition :- If any i/p = 0 then o/p = 0.


In AND gate switches are in series.




A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

OR Gate

Equivalent Circuit Symbols?





Rectangular form of representation:-






Means one or more than one input is 1 then output is 1.

Universal Gates

* NAND and NOR gates are universal because any digital circuit can be implemented by using these gates.







A	B	$A \cdot B$	$\overline{A \cdot B}$
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

When any i/p is zero then o/p = 1.


* NOR :-



Equivalent Circuit Symbol:-




Equivalent rectangular representation:-





A	B	$A + B$	$\overline{A+B}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

If any i/p = 1 then o/p = 0

Ques for the given switch diagram find the o/p
minimise Boolean expression.



Solⁿ




$$\begin{aligned}
 Y &= (A + \bar{A}B)(A + \bar{A}\bar{B}) \\
 &= (A + B)(A + \bar{B}) \\
 &= A \cdot A + B \cdot \bar{B} \\
 &= A + 0 \\
 &= A \text{ Ans}
 \end{aligned}$$

o/p minimise expression.


Contain Bar. But when switches are in parallel with bulb then off contain Bar.

Ques For the given switch diagram find the o/p
minimise expression.

Solⁿ



Ques Calculate output y for two different cases for which given circuit shown -



Solⁿ Case I :-

$$A = B = C = D = E = F = G = 1$$

$$\text{So o/p} = 1$$

Case II :-

$$A = B = C = D = 0, E = 1, F = G = 0$$

$$\text{So o/p} = 0$$

* Arithmetic Circuit Gate :-

Ex-OR gate and Ex-NOR are arithmetic circuit gate because most of the arithmetic circuits utilises Ex-OR & Ex-NOR operations.


Ex-OR :-

Ex-OR = Exclusive OR = X-OR


Symbol :-



• Circuit Symbol :-




Equivalent circuit symbol of rectangular :-




The disadvantage of X-OR gate is only two input X-OR operations are possible.

A	B	$Y = \bar{A}B + A\bar{B}$
0	0	0
0	1	1
1	0	1
1	1	0

for same input, output = 0, for different input output = 1.




If one input of X-OR gate is 1. then output is complement of another input.




If any one input is zero then output is another input.

* Switching Diagram :-



Ques for the given circuit diagram determine the output y .




Ans So o/p $y=0$.

$$\overline{A \cdot B} = \overline{A} + \overline{B} \quad \left| \rightarrow \text{DeMorgan theorem.} \right.$$

$$\overline{A + B} = \overline{A} \cdot \overline{B}$$


Ques for the given circuit diagram determine Y .

- (a) x (b) \overline{x} (c) 1 [✓] (d) 0




Ques for the given circuit diagram.

- (a) x [✓] (b) \overline{x} (c) 1 (d) 0




Ques for the given circuit diagram calculate of Y .

- (a) $\overline{A+B}$ [✓] (b) $\overline{A \cdot B}$ [✓] (c) $\overline{A \cdot \overline{B}}$ (d) $\overline{A \cdot B}$



A	B	$\overline{A} + \overline{B}$	$\overline{A \cdot B}$
0	0	1	1
0	1	1	1
1	0	1	1
1	1	0	0


- Ex-OR is also called as odd function of n . i.e. whenever odd numbers of i/p's are high then output = 1.



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Ques for the given circuit diagram find $Y = ?$


Ans



So o/p $Y = 1$ Ans

* Ex-NOR Gate :-

Circuit Symbol :-




$$\begin{aligned}
 \overline{A \oplus B} &= \overline{\bar{A}B + A\bar{B}} \\
 &= \overline{\bar{A}B} + \overline{A\bar{B}} \\
 &= A\bar{B} + \bar{A}B \\
 &= (A + \bar{B})(\bar{A} + B) \\
 &= \cancel{A\bar{A}} + A\bar{B} + \bar{A}B + \cancel{\bar{B}B} \\
 &= A\bar{B} + \bar{A}B
 \end{aligned}$$

$$\overline{A \oplus B} = A \odot B$$


Truth Table :-

A	B	$A \oplus B$	$\overline{A \oplus B}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

Ex-NOR is also called equality detector. It is also called as coincidence circuit or coincidence gate.


















* Switching Circuit :-



$$\begin{array}{|c|c|c|} \hline 1 & 0 & 0 & 1 & 1 \\ \hline 1 & 0 & 1 & 0 & 0 \\ \hline \end{array} \Rightarrow 1, 1, 0, 0$$

* For the stairs case application the logic circuit is used for the control of bulb is X-OR (if X-OR is not available then X-NOR).



Universal Gates

Gates	NAND	NOR
	 $\frac{\overline{A \cdot A}}{A \cdot A = \overline{A}}$	 $\overline{A + A} = \overline{A}$
	 $Y = \overline{\overline{A \cdot B}} = A \cdot B$	 $Y = \overline{\overline{A}} \cdot \overline{\overline{B}} = A \cdot B$
	 $Y = \overline{\overline{A \cdot \overline{A}} \cdot \overline{B \cdot \overline{B}}} = \overline{0 \cdot 0} = \overline{0} = 1$	 $Y = \overline{\overline{A + B}} = A + B$
		 $A \oplus B$
		 $A \odot B$

Qus Impliment $Y = AB + CD$ by using minimum number of two input NAND gate.

Solⁿ


$$Y = \underbrace{AB}_U + \underbrace{CD}_V$$



Qus Impliment $Y = AB + CD + E$


Solⁿ

$$Y = \underbrace{AB + CD}_X + E$$



Ans


Qus Impliment $Y = AB + CD + \overline{E}$




Ans

Ques for the given expression $Y = (A+B).(C+D)$ by using minimum number of two input NOR gates.

Solⁿ $Y = (A+B).(C+D)$




Ques for the given expression $Y = (A+B).(C+D).E$ by using minimum number of two input NOR gates.



So $Y = (A+B).(C+D).E$


Ques Similarly impliment $Y = (A+B).(C+D).\bar{E}$.



$Y = (A+B).(C+D).\bar{E}$

Gates	NAND	NOR
NOT	1	1
AND	2	3
OR	3	2
Ex-OR	4	5
Ex-NOR	5	4


Gates by using diodes



A	B	D ₁	D ₂	Y
0	0	R.B	R.B	0
0	1	R.B	F.B	1
1	0	F.B	R.B	1
1	1	F.B	F.B	1

So Gate is OR Gate

Ques Identify the logic gate




Solⁿ

A	B	D ₁	D ₂	Y
0	0	F.B.	F.B.	0
0	1	F.B	R.B.	0
1	0	R.B.	F.B	0
1	1	R.B	R.B	1


So Gate is AND gate.

Ques for the given circuit diagram determine o/p Y .




Ques for the given circuit diagram shown in figure. ~~the~~ output expression is F replace every logic gate by using NAND gate. the resultant expression will be ?

- (a) F (b) $F_D [V]$ (c) $\overline{F_D}$ (d) \overline{F}




Solⁿ



Ques

for the given circuit diagram shown




Replace every gate by NOR gate the resultant expression will be -

(a)

- F (b) F_D (v) (c) \bar{F}_D (d) \bar{F}

Solⁿ



$$\begin{aligned}
 Y &= \overline{(A+B) + (C+D)} \\
 &= \overline{(A+B)} \cdot \overline{(C+D)} \\
 &= (A+B) \cdot (C+D)
 \end{aligned}$$

Self dual.


Ans

23/July/2014


Logic Gates by using Transistor

Ques


for the given circuit diagram identify the logic gate




Ans Here the transistor is replaced by a switch we get -




Ques For the given circuit diagram identify the logic gate




Solⁿ



Ques For the given circuit diagram identify the gate.




Solⁿ




So NOR Gate.

Ques Identify the gate




Solⁿ



OR Gate


or




OR Gate.

Ques

For the given circuit diagram find the output function Y .



Solⁿ



Logic Circuits

Universal gates are used to implement logic circuits, which are further classified into -

1. Combinational Circuits
2. Sequential Circuits

1. Combinational Circuits :-

In combinational circuits there is no feedback presents between output and input hence no memory like capacity develops.

e.g. Half Adder, Full Adder, Half Subtractor, Full Subtractor, Multiplexer, Demultiplexer, Comparator etc.

2. Sequential Circuits :-

In sequential circuits feedback is present, hence memory capacity develops.

eg. - Flip-Flop, Bistable Multivibrator, Register, Counter.


* Combinational Circuit :-

Steps for Combinational Circuits design.

- (i) Identify the number of input and output lines.
- (ii) Develop the Truth table
- (iii) Minimise the expression by using SOP & POS
- (iv) Implement the logic circuit by using universal gate.

* Half Adder :-

It is also called as 2-bit addition



A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

SOP expression of sum (Y_1) -

$$Y_1(\text{sum}) = \bar{A}B + A\bar{B}$$


$$Y_1(\text{sum}) = A \oplus B \quad \text{--- (I)}$$

SOP expression of carry (Y_2) -

$$Y_2(\text{carry}) = A \cdot B \quad \text{--- (II)}$$


Ques Implement H.A. by using minimum numbers of two input NAND Gate.

Solⁿ




Ques Implement H.A. by using minimum numbers of NOR gate.

Solⁿ



* Half Subtractor :-

It is also called as two-bit subtraction.



Impliment Truth Table :-

A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


SOP for Difference :-

$$Y_{\text{Diff.}} = \bar{A}B + A\bar{B} = A \oplus B$$


SOP for Borrow :-

$$Y_{\text{(Borrow)}} = \bar{A}B$$

Impliment H.S. by using minimum number of NAND Gate :-




Ques Implement H.S. by using minimum number of NOR gates.



• H.A. / H.S. \longrightarrow NAND / NOR \longrightarrow 5

* Comparator { Single bit } :-



Implement Truth Table :-

A	B	Y_1 $A > B$	Y_2 $A = B$	Y_3 $A < B$
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

SOP for $A > B$:-


$$Y_1 = A\bar{B} \quad \text{--- (i)}$$

SOP for $A = B$:-

$$Y_2 = \bar{A}\bar{B} + AB = A\odot B \quad \text{--- (ii)}$$

SOP for $A < B$:-

$$Y_3 = \bar{A}B \quad \text{--- (iii)}$$



Circuit Diagram of Comparator.

Ques
Solⁿ

Write the expression for 2-bit Comparator.

For $A = B$

$$\begin{array}{r}
 \boxed{A} \\
 A_2 \quad A_1 \\
 \hline
 \boxed{B} \\
 B_2 \quad B_1 \\
 \hline
 B
 \end{array}
 \left. \begin{array}{l} \text{like } 19 \\ \quad \quad 19 \\ \hline \text{Here } 1=1 \text{ \& } 9=9 \end{array} \right\}$$

Analogous,

$$\begin{aligned}
 & (A_2 = B_2) \text{ \& } (A_1 = B_1) \\
 & = \boxed{(A_2 \odot B_2) \cdot (A_1 \odot B_1)}
 \end{aligned}$$

For $A > B$:

$$\begin{array}{r}
 \boxed{A} \\
 A_2 \quad A_1 \\
 \hline
 \boxed{B} \\
 B_2 \quad B_1 \\
 \hline
 B
 \end{array}
 \left. \begin{array}{l} \text{like } 19 \text{ or } 29 \\ \quad \quad 19 \quad \quad 19 \end{array} \right\}$$

Analogous,

$$\begin{aligned}
 & (A_2 > B_2) \text{ or } (A_2 = B_2) \text{ \& } (A_1 > B_1) \\
 & = \boxed{(A_2 \cdot \bar{B}_2) + (A_2 \odot B_2) \cdot (A_1 \cdot \bar{B}_1)}
 \end{aligned}$$

For $A < B$:


$$\begin{array}{r}
 \boxed{A} \\
 A_2 \quad A_1 \\
 \hline
 \boxed{B} \\
 B_2 \quad B_1 \\
 \hline
 B
 \end{array}
 \left. \begin{array}{l} \text{like } 19 \quad 17 \\ \quad \quad 29 \quad 19 \end{array} \right\}$$

$$= A_2 < B_2 \text{ OR } (A_2 = B_2) \& (A_1 < B_1)$$

$$= \boxed{\bar{A}_2 B_2 + (A_2 \odot B_2) \cdot \bar{A}_1 B_1}$$

Ans
Solⁿ Write the expression for 3-bit comparators.

for $A = B$:-




} like 199
199

$$= (A_3 = B_3) \& (A_2 = B_2) \& (A_1 = B_1)$$

$$= \boxed{(A_3 \odot B_3) \cdot (A_2 \odot B_2) \cdot (A_1 \odot B_1)}$$

for $A > B$:-




} like 200 or 119
199 117
or 197
107

$$= (A_3 > B_3) \text{ or } (A_3 = B_3) \& (A_2 > B_2) \text{ or } (A_3 = B_3) \& (A_2 = B_2) \& (A_1 > B_1)$$

$$= \boxed{A_3 \bar{B}_3 + (A_3 \odot B_3) \cdot (A_2 \bar{B}_2) + (A_3 \odot B_3) \cdot (A_2 \odot B_2) \cdot A_1 \bar{B}_1}$$

for $A < B$



* General Expression for n -bit :-

$$\overbrace{A_n \ A_{n-1} \ \dots \ A_1}^A$$

$$\underbrace{B_n \ B_{n-1} \ \dots \ B_1}_B$$

For $A = B$:-

$$(A_n \odot B_n) \cdot (A_{n-1} \odot B_{n-1}) \cdot \dots \cdot (A_1 \odot B_1)$$


For $A > B$:-

$$A_n \bar{B}_n + (A_n \odot B_n) \cdot (A_{n-1} \bar{B}_{n-1}) + \dots + (A_n \odot B_n) \cdot (A_{n-1} \odot B_{n-1}) \cdot \dots \cdot A_1 \bar{B}_1$$

For $A < B$:-

* Full Adder :-

Full Adder is called as 3-bit addition.



Truth Table :-

A	B	C	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

SOP for Sum :-

$$\begin{aligned}
 Y_{\text{sum}} &= \bar{A}BC + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC \\
 &= \bar{A}(BC + \bar{B}C) + A(\bar{B}\bar{C} + BC) \\
 &= \bar{A}[B \oplus C] + A[\overline{B \oplus C}]
 \end{aligned}$$

$$\text{let } B \oplus C = X$$

$$\begin{aligned}
 \text{So } Y_{\text{sum}} &= \bar{A}X + AX \\
 &= A \oplus X
 \end{aligned}$$

$$Y_{\text{sum}} = A \oplus B \oplus C$$

SOP for Carry :-

$$y_{\text{carry}} = \bar{A}BC + A\bar{B}C + ABC\bar{C} + ABC$$

$$= \bar{A}BC + A\bar{B}C + AC(\bar{C} + C)$$

$$= \bar{A}BC + A(B\bar{C} + C)$$

$$= \bar{A}BC + A[B + C]$$

$$= \bar{A}BC + AB + AC$$


$$= B(\bar{A}C + A) + AC$$

$$= B(A + C) + AC$$

$$y_{\text{carry}} = AB + BC + AC$$

Ques Impliment full adder by using minimum number of nand gate.

Solⁿ




$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Carry} = AB + BC + AC$$

$$(A \oplus B) \cdot C =$$

Ques Impliment Full Adder by using minimum number of NOR gate!

Solⁿ



Note :-

for three input $A \oplus B \oplus C$ is equivalent to $A \odot B \odot C$ with respect to output.

Ques find the output minimise expression for three input functions if majority number of inputs are high if output is assumed high.

Solⁿ

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1 $\rightarrow \bar{A}BC$
1	0	0	0
1	0	1	1 $\rightarrow A\bar{B}C$
1	1	0	1 $\rightarrow AB\bar{C}$
1	1	1	1 $\rightarrow ABC$

$$Y_{\text{sop}} = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

$$= \bar{A}BC + A\bar{B}C + AB = \bar{A}BC + A(B + \bar{B}C) = \bar{A}BC + AB + AC$$

$$= B(A + \bar{A}C) + AC = B(A + C) + AC = AB + BC + AC$$

$$Y_{\text{sop}} = AB + BC + AC \quad \text{Ans}$$

Ques For the previous ques. output is high when minority number of inputs are high.

Solⁿ

A	B	C		Y	
0	0	0		1	$\rightarrow \bar{A}\bar{B}\bar{C}$
0	0	1		1	$\rightarrow \bar{A}\bar{B}C$
0	1	0		1	$\rightarrow \bar{A}B\bar{C}$
0	1	1		0	
1	0	0		1	$\rightarrow A\bar{B}\bar{C}$
1	0	1		0	
	1	1		0	
	1	1		0	

$$\begin{aligned}
 Y_{\text{SOP}} &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} \\
 &= \bar{A}\bar{B}(C + \bar{C}) + \bar{A}B\bar{C} + A\bar{B}\bar{C} \\
 &= \bar{A}\bar{B} + \bar{A}B\bar{C} + A\bar{B}\bar{C} \\
 &= \bar{A}[\bar{B} + B\bar{C}] + A\bar{B}\bar{C} \\
 &= \bar{A}[\bar{B} + \bar{C}] + A\bar{B}\bar{C} \\
 &= \bar{A}\bar{B} + \bar{A}\bar{C} + A\bar{B}\bar{C} \\
 &= \bar{A}\bar{B} + \bar{C}[\bar{A} + A\bar{B}] \\
 &= \bar{A}\bar{B} + \bar{C}[\bar{A} + \bar{B}]
 \end{aligned}$$

$$Y_{\text{SOP}} = \bar{A}\bar{B} + \bar{A}\bar{C} + \bar{B}\bar{C}$$

Ans

Ques Find the o/p minimise expression for output is 1 if input is atleast 3 and maximum is 6.

Solⁿ

	A	B	C		Y
0 ←	0	0	0		0
1 ←	0	0	1		0
2 ←	0	1	0		0

3 ← 0 1 1	1 → $\bar{A}BC$
4 ← 1 0 0	1 → $A\bar{B}\bar{C}$
5 ← 1 0 1	1 → $A\bar{B}C$
6 ← 1 1 0	1 → $AB\bar{C}$
7 ← 1 1 1	0

$$\begin{aligned}
 Y_{SOP} &= \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} \\
 &= \bar{A}BC + A\bar{B} + AB\bar{C} \\
 &= \bar{A}BC + A[\bar{B} + B\bar{C}] \\
 &= \bar{A}BC + A[\bar{B} + \bar{C}]
 \end{aligned}$$

$$Y_{SOP} = \bar{A}BC + A\bar{B} + A\bar{C} \quad \underline{\text{Ans}}$$


25/July/2014

* Full Subtractor :- { 3-bit } :-

Full subtractor

is called as 3-bit subtraction.

Symbol:-



Truth Table :-

	A	B	C	D	B
	0	0	0	0	0
$\bar{A}\bar{B}C \leftarrow$	0	0	1	1	1 → $\bar{A}\bar{B}C$
$\bar{A}B\bar{C} \leftarrow$	0	1	0	1	1 → $\bar{A}B\bar{C}$
	0	1	1	0	1 → $\bar{A}BC$
$A\bar{B}\bar{C} \leftarrow$	1	0	0	1	0

	1	0	1	0	0
	1	1	0	0	0
ABC ←	1	1	1	1	1 → ABC

SOP for ~~Sum~~ Difference :-

$$\begin{aligned}
 Y_{\text{sum}} &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \\
 &= \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC) \\
 &= \bar{A}(B \oplus C) + A(\overline{B \oplus C})
 \end{aligned}$$

let $B + C = X$

So,

$$\begin{aligned}
 Y_{\text{sum}} &= \bar{A}X + AX \\
 &= A \oplus X
 \end{aligned}$$

$$\boxed{Y_{\text{sum}} = A \oplus B \oplus C}$$


SOP for Borrow :-

$$\begin{aligned}
 Y_{\text{Borrow}} &= \bar{A}\bar{B}.C + \bar{A}B\bar{C} + \bar{A}BC + ABC \\
 &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + BC(A + \bar{A}) \\
 &= \bar{A}\bar{B}C + B(C + \bar{A}\bar{C}) \quad \left\{ \because A + \bar{A} = 1 \right. \\
 &= \bar{A}\bar{B}C + B(\overset{1}{C} + \overset{2,3}{\bar{A}\bar{C}}) \quad \left. \left\{ \because C + \bar{C} = 1 \right. \right. \\
 &= \bar{A}\bar{B}C + BC + \bar{A}B \\
 &= \bar{A}(B + \bar{B}C) + BC \\
 &= \bar{A}(B + \overset{1}{B} + \overset{2,3}{\bar{B}C}) + BC \\
 &= \bar{A}(B + C) + BC \quad \left\{ \because B + \bar{B} = 1 \right\}
 \end{aligned}$$

$$\boxed{Y_{\text{Borrow}} = \bar{A}B + \bar{A}C + BC} \quad \text{Ans}$$

Q. Impliment Full subtractor by using min^m no. of NAND Gates. -

Solⁿ



Full Subtractor by using NAND Gate.

* Note :-

FA / FS \longrightarrow NAND / NOR \longrightarrow 9

Ques Impliment Full subtractor by using min^m no. of NOR gates. -

Solⁿ

Multiplexer

A device which select single output line from multiple number of input lines and display it at output.


- The internal structure of Mux is a rotatory switch (Commutator).
- It is used for parallel to serial conversion.
- It is also called as universal combinational circuit.

Diagram :-


Since Here
4 input lines

So, $4 = 2^2$ ← select lines

So, there is 2 select lines (A, B)




[4 x 1 Mux]



Here two input lines
So, $2 = 2^1$ ← select line

[2 x 1 Mux] So Here 1 select line.

Similarly for N inputs -



Here numbers of input lines = N

So

$$N = 2^n \leftarrow \text{No. of select line}$$

No. of inputs.

- A device having 2^n input lines with 'n' number of select line to select single input and display at the output:-

$$N = 2^n$$

$$\log N = \log 2^n$$

$$\log N = n \log 2$$

Since here binary numbers are used so base of logarithm is 2.

$$\log_2 N = n \log_2 2$$

or


No. of input lines

$$\log_2 N = n$$

No. of select lines since $\log_2 2 = 1$

* 2x1 Multiplexer :-

Diagram :-



SOP (Actual) :-

	A	B	Y
$\bar{A}\bar{B}$	← 0	0	1
$\bar{A}B$	← 0	1	0
$A\bar{B}$	← 1	0	1
AB	← 1	1	1


Due to this reason we can not take 0 o/p.

$$Y = \bar{A}\bar{B} \cdot 1 + \bar{A}B \cdot 0 + A\bar{B} \cdot 1 + AB \cdot 1 = \bar{A}\bar{B} + A\bar{B} + AB$$


	A	Y
$\bar{A}D_0$	← 0	D_0
AD_1	← 1	D_1

$$Y = \bar{A}D_0 + AD_1$$

Ques Implement 2x1 Mux by using logic gates :-



* 4x1 Multiplexer :-



$$Y = \bar{A}\bar{B}D_0 + \bar{A}BD_1 + A\bar{B}D_2 + ABD_3$$

	A	B
0	← 0	0
1	← 0	1
2	← 1	0
3	← 1	1


	A	B	Y
$\bar{A}\bar{B}$	← 0	0	D_0
$\bar{A}B$	← 0	1	D_1
$A\bar{B}$	← 1	0	D_2
AB	← 1	1	D_3

So $Y = \bar{A}\bar{B}D_0 + \bar{A}BD_1 + A\bar{B}D_2 + ABD_3$

* Minimisation of logic expression by using Mux :-

• Type I :-


Ques Find the output minimise expression for the given Mux circuit.



Solⁿ

$$\begin{aligned}
 Y &= \bar{A}\bar{B}\bar{c} + \bar{A}B\bar{c} + A\bar{B}c + ABc \\
 Y &= \bar{A}\bar{B}(\bar{c} + c) + AC(\bar{B} + B) \\
 Y &= \bar{A}\bar{c} + AC \\
 \boxed{Y} &= \boxed{A \oplus C}
 \end{aligned}$$

Ques For the given circuit diagram find the minimise expression.




Solⁿ

$$\begin{aligned}y &= \bar{A}\bar{B}D_0 + \bar{A}BD_1 + A\bar{B}D_2 + ABD_3 \\ &= \bar{A}\bar{B}0 + \bar{A}B.1 + A\bar{B}.1 + AB.0 \\ &= \bar{A}B + A\bar{B}\end{aligned}$$

$$y = A \oplus B$$

Q.

For the given circuit diagram find minimise expression.



$$y = \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}C + ABC$$

Solⁿ

$$y = \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}C + ABC$$

$$y = \bar{A}\bar{B}\bar{C} + \bar{A}BC + A(\bar{B}C + BC)$$

$$y = \bar{A}\bar{B}\bar{C} + \bar{A}BC + AC$$

$$y = \bar{A}\bar{B}\bar{C} + (\bar{A}B + A)C$$


$$y = \bar{A}\bar{B}\bar{C} + C(A+B)(A+\bar{A})$$

$$y = \bar{A}\bar{B}\bar{C} + AC + BC$$

Ques

Find the output expression y.

Solⁿ



$$Y_1 = \bar{A}D_0 + AD_1$$

$$Y_1 = \bar{A}B + A\bar{B}$$

$$Y_1 = A \oplus B = E \text{ (Sely)}$$


So $Y_2 = \bar{E} \cdot 0 + E \cdot 1$

$$Y_2 = \overline{A \oplus B} \cdot 0 + A \oplus B \cdot 1$$

$$Y_2 = A \oplus B$$

Ans

Ques Find the output minimise expression.



Solⁿ


$$\begin{aligned} y &= \bar{A}\bar{B}C + \bar{A}B(C+\bar{C}) + A\bar{B}\cdot 0 + ABC \\ &= \bar{A}\bar{B}C + \bar{A}B \cdot 1 + ABC \\ &= \bar{A}(\bar{B}C + B) + ABC \\ &= \bar{A}(B+C) + ABC \\ &= \bar{A}B + \bar{A}C + ABC \\ &= \bar{A}B + C[\bar{A} + AB] \\ &= \bar{A}B + C[\bar{A} + B] \end{aligned}$$

$y = \bar{A}B + \bar{A}C + BC$ Ans


● Type II :-

* Implementation of logic circuits by using Mux.



2x1 Mux :-





1. NOT Gate :-





2. AND Gate :-





3. OR - Gate :-





4. Ex-OR Gate :-





5. NAND Gate :-



6. NOR Gate :-





7. Ex-NOR Gate :-





Ques Impliment half adder by using 2x1 mux

Solⁿ



Ques Impliment half subtractor by using 2x1 Mux.


Ans



Ques By Using 2x1 Mux impliment single bit comparator.



Solⁿ

∴ Single bit comparator has 3 ops (for $A > B$, $A = B$ & $A < B$) So we use 3, 2x1 mux.




2 Construct gate by using 4×1 Muxs.

1 AND Gate :-




A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

2 Ex-OR Gate :-



3

OR Gate :-




$$Y = \bar{A}B + A\bar{B} + AB = \bar{A}B + A(\bar{B} + B)$$

$$= \bar{A}B + A = (\bar{A} + A)(A + B)$$


$$Y = A + B$$

4.

NOT Gate :-




5. Ex-NOR Gate -



$$Y = \bar{A}\bar{B} + AB$$

6. NAND Gate :-




$$Y = \bar{A}\bar{B} + \bar{A}B + A\bar{B} = \bar{A}(\bar{B}+B) + A\bar{B}$$

$$Y = \bar{A} + A\bar{B} = (\bar{A}+A)(\bar{A}+\bar{B})$$

$$Y = \bar{A}\bar{B}$$

$\because \bar{A}+A=1$
 $\bar{A}+\bar{B} = \overline{AB}$

7. NOR Gate :-




$$Y = \overline{A \cdot B} = \overline{A+B}$$

* Type III :-

Identification of number of Mux required for the implementation of higher order mux by using lower order Mux.

Ques Implement 4x1 Mux by using 2x1 Mux.




$$4 \times 1 \xrightarrow{2+1=3} 2 \times 1$$

$$8 \times 1 \xrightarrow{4+2+1=7} 2 \times 1$$

$$16 \times 1 \xrightarrow{8+4+2+1=15} 2 \times 1$$

Similarly, $2^n \times 1 \xrightarrow{2^n - 1} 2 \times 1$



4x1 (Mux)

Ques Impliment 8x1 Mux by using 4x1 Mux.
Solⁿ


26/July/2014

Type - IV


Implimentation of higher order function by using lower order Mux.

Ques Impliment $f(a,b) = \sum m(0,1,3)$ by using 4×1 mux. and 2×1 mux.

Solⁿ



For 2×1 mux:-




Ques Impliment $f(a,b) = \sum (0,1,3)$ by using 2×1 mux by select line B.

Here value of $A=0$ so it is 0 no. box in \bar{A}
 Again when $B=1$ then rotatory switch goes to D_1 ,
 here value of $A=0$ so it is fill in \bar{A} and it is
 1 no. box



Solⁿ




	\downarrow D_0	\downarrow D_1
\bar{A}	0	1
A	2	3
\bar{A}		1

Ques

For the given function $f(a,b,c) = \sum m(0,2,3,6,7)$
 implement the function by using 4×1 Mux.

Solⁿ



	A	B
0	0	0
1	0	1
2	1	0
3	1	1

	A	B	C
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

	D_0	D_1	D_2	D_3
\bar{C}	0	2	4	6
C	1	3	5	7
\bar{C}	1	0	1	


• Note:-

Either substitute 1 in the required box or incircle the desired number is also 1.

Ques

Repeat the previous ques use BC be the select line.

Solⁿ




A	B	C	
0	0	0	→ 0
0	0	1	→ 1
0	1	0	→ 2
0	1	1	→ 3
1	0	0	→ 4
1	0	1	→ 5
1	1	0	→ 6
1	1	1	→ 7

	D_0	D_1	D_2	D_3
\bar{A}	0, 1	1, 0	2, 1	3, 1
A	4, 0	5, 0	6, 1	7, 1
\bar{A}	0	1	1	1

Ques

Repeat the same ques us AC be the select line.

Solⁿ




A	B	C	
0	0	0	→ 0
0	0	1	→ 1
0	1	0	→ 2
0	1	1	→ 3
1	0	0	→ 4
1	0	1	→ 5
1	1	0	→ 6
1	1	1	→ 7

	D_0	D_1	D_2	D_3
\bar{B}	0	1	4	5
B	2	3	6	7
	1	B	B	B

* De-Mux :-

The outer surface of the De-Mux is the mirror image of Mux. The internal structure of De-Mux is equivalent to Decoder.




Mux

De-Mux

$$(Y_0)_{\text{SOP}} = \bar{A} D$$

$$(Y_1)_{\text{SOP}} = A D$$

D	Y ₀	Y ₁
0	D	0
1	0	D



Internal Structure of De-Mux contains only AND gate.

$$1 \times 4 \xrightarrow{2+1=3} 1 \times 2 \text{ Demux}$$


$$1 \times 16 \xrightarrow{4+1=5} 1 \times 4$$

Imp for Gate


* Decoder :-

The I.C. developed for decoder can be used as De-Mux because internal structures are same.


A De-Mux can be exchanged into decoder by interchanging input lines and select line provided the number of input lines should not be equal to number of select line.



We can't construct 1x2 DeMux because in 1x2 Demux no. of input lines = no. of select line.



• Therefore the lowest possible decoder is 2x4 decoder.




} 2x4 Decoder }

Ques Impliment half adder by using 2x4 Decoder


Solⁿ

$$\text{Sum} = A \oplus B = \bar{A}B + A\bar{B}$$

$$\text{Carry} = A \cdot B$$



Ques By using 2x4 decoder impliment single bit comparator.




Ques By using 2×4 decoder implement the function of $(A, B) = \sum m(0, 1, 3)$.

Solⁿ

A	B	Y
0	0	1 $\rightarrow \bar{A}\bar{B}$
0	1	1 $\rightarrow \bar{A}B$
1	0	0
1	1	1 $\rightarrow AB$

$$Y_{SOP} = \bar{A}\bar{B} + \bar{A}B + AB$$



Note :-

Decoder is non universal because external gates are used.

* Order of Decoder :-

Mux	Demux	Decoder
4×1	1×4	$2 \times 4 = 2 \times 2^2$
8×1	1×8	$3 \times 8 = 2 \times 2^3$
$n \times 1$	$1 \times n$	$n \times 2^n$

order of decoders.

Full Subtractor


$$y_{\text{carry}} = AB + BC + AC = \bar{A}BC + A\bar{B}C + A\bar{B}C + ABC$$

$$y_{\text{Diff}} = A \oplus B \oplus C = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$y_{\text{Borrow}} = \bar{A}B + \bar{A}C + BC = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC$$


Ques Implement full adder by using 3x8 decoder.

Solⁿ



Ques Implement full subtractor by using 3x8 decoder.

Solⁿ



05/Aug/2014

Codes

Gray Code :-

The outer boundary of k-map is designed on the basis of Gray Code.

- It is called unweighted code.

Weighted Code :-

If each and every bit is having significant positional value then such code is called as weighted code.

ex - (i) 8421

(ii) 5211

(iii) 3321

If each and every bit does not have significant positions such codes are called as unweighted code.

e.g. Gray Code, Excess-3 code.

- Gray Code is also called as unit distance code.
- Gray code is also called as cyclic code.

* Basic formation of Gray Code :-


B_3	B_2	B_1	B_0
1	1	0	1

G_3	G_2	G_1	G_0
1	0	1	1

In the binary to gray conversion M.S.B. written as it is and side by side ex-OR operation is performed (Sum is taken carry is discarded)

B_3	B_2	B_1	B_0	G_3	G_2	G_1	G_0	
0	⊕	0	⊕	0	0	0	0	← 1-bit difference so it is unit disc. code.
0	⊕	0	⊕	0	0	0	1	
0	⊕	0	⊕	1	0	1	0	
0	⊕	0	⊕	1	0	1	0	

Circuit Diagram :-



(4-bit Binary to gray conversion)

- For n -bit binary to gray conversion the number of Ex-OR gate will be $(n-1)$.
- Ex-OR follow cyclic property.

e.g.

$$A \oplus B = C$$

1	0	1
---	---	---

$B \oplus C = 1$	} So Ex-OR follow cyclic property
$0 \oplus 1 = A$	
$A \oplus C = 0$	
$1 \oplus 1 = B$	

Karnaugh Map (K-Map) :-

It is also called as graphical representation of Boolean expression.

The disadvantage of Boolean Algebra (SOP & POS) is, it is applicable for 1 or 0 but K-map is applicable for 1 or 0 or X (d/d) (don't care)

- K-map is applicable for 2-variable, 3-variable & 4-variable.

1. 2-Variable :-

AB	\backslash B	0	1
00 \rightarrow 0	0	0	1
01 \rightarrow 1			
10 \rightarrow 2	1	2	3
11 \rightarrow 3			

2. 3-Variable :-

	A B C	\backslash BC	00	01	11	10
0 \leftarrow 000	0	0	0	1	3	2
1 \leftarrow 001						
2 \leftarrow 010	1	4	5	7	6	
3 \leftarrow 011						
4 \leftarrow 100						
5 \leftarrow 101						
6 \leftarrow 110						
7 \leftarrow 111						

MSB, Ex-OR

3: 4-Variable :-

		AB \ CD	00	01	10	11
AB CD	00		0	1	3	2
0000	01		4	5	7	6
	10		12	13	15	14
	11		8	9	11	10

1111

Grouping of K-Map :-

grouping in the k-map will have maximum size of maximum priority.

In case of grouping the relation used is 2^n . Where n represents integers.


2^n $n=0$, $2^0 = 1$ [individual]^{min^m}

$n=1$ $2^1 = 2$ [Pair]

$n=2$ $2^2 = 4$ [Quad]


[Maximum priority] $n=3$ $2^3 = 8$ [Oct]

e.g. :-




* In case of k-map diagonal grouping is invalid.

End grouping.



End grouping is valid in k-map.





Note:

In the k-map grouping the used value can be used repeated no. of times provided in condition is that the no. of groups should not exceed as compared to previous.

Ques For the given function $f(A,B) = \sum m(0,1,3)$ find the minimise expression.

Solⁿ



$$Y = \bar{A} + B$$


$$\bar{A} + AB$$

$$(\bar{A} + A)(\bar{A} + B)$$

$$Y = \bar{A} + B$$

Ques For the given function $f(A,B,C) = \sum m(0,1,3,5)$ find the minimise expression.

Solⁿ



$$Y = \bar{A}\bar{B} + \bar{B}C + \bar{A}C$$

Ques

for the given k-map find the output minimise expression.

Solⁿ

A \ BC	00	01	11	10
0	1	1	1	
1		1	1	

$$Y = \bar{A}\bar{B} + C$$

Ques

for the given k-map find the o/p minimise expression.

Solⁿ

A \ B	0	1
0	1	1
1	1	1

$$Y = 1$$

- If all boxes contains 1 then o/p = 1.
- If all boxes contains 0 then o/p = 0.
- If all boxes contains X then o/p = X.

Ques

for the given k-map find the o/p minimise expression.

Solⁿ

A \ BC	00	01	11	10
0			1	1
1		1	1	

$$Y = \bar{A}B + AC$$

Ques

for the given k-map find the minimise expression.

$W \backslash YZ$	00	01	11	10
00			1	
01	1	1	1	
11		1	1	1
10		1		

Use less group.

$$Y = \bar{W}X\bar{Y} + W\bar{Y}Z + WX\bar{Y} + WXY$$

Ques Find the minimise expression

Solⁿ

$AB \backslash CD$	00	01	11	10
00	1	1		
01	1	1		
11		1	1	
10	1	1		

Paper fold group.

$$Y = ABD + \bar{A}\bar{C} + \bar{B}\bar{C}$$

Ques Find the minimise expression.

$A \backslash BC$	00	01	11	10
0	1	1	1	
1		1	1	1

Solⁿ

$$Y = \bar{A}\bar{B} + C + AB$$

* Don't Care Condition :- [d, x, ϕ]

It is mainly used in counter design. By using don't care the number of universal gate required reduces drastically.

Don't care can be assumed as 1 or 0 based on the requirement.

A \ B	0	1
0	1	X
1		1

A \ B	0	1
0	1	X
1		1

$Y = \bar{A}\bar{B} + AB$
 (Without don't care)
 (maxⁿ no. of gates^{require} to construct)

$Y = \bar{A} + B$
 (With don't care)
 (min^m no. of gates^{require} to construct)

AB	A ⊙ B	$\bar{A} + B$
0 0	1	1
0 1	0	1
1 0	0	0
1 1	1	1

Ques

For the given k-map find the minimise expression.

Solⁿ

A \ BC	00	01	11	10
0	1	1	X	
1		X	1	1

related group.

$$Y = \bar{A}\bar{B} + AB$$

Ques for the given k-map find the minimise expression.

Solⁿ

	AB \ CD	00	01	11	10
00		1			1
01		1	1	x	
11			x	1	1
10		1			1

$$Y = \bar{A}\bar{B}\bar{C} + ABC + \bar{B}\bar{C}\bar{D}$$

Ques for the given k-map find the minimise expression.

Solⁿ

	A \ BC	00	01	11	10
0		1	x	1	
1			1	x	1

$$Y = C + \bar{A}\bar{B} + AB$$

Ques for the given k-map find the minimise expression.

Solⁿ

	A \ BC	00	01	11	10
0		1		1	1
1		1	1		

$$Y_1 = \bar{B}\bar{C} + AC + \bar{A}B$$

	A \ BC	00	01	11	10
0		1		1	1
1		1	1		

$$Y_2 = BC + \bar{A}C + AB$$

* (ii) Implicant

(ii) Prime Implicant

(iii) Essential prime Impliment

for those k-map which produces multiple type of answers.

1. Implicant :-

It represents number of minterms or no. of 1's present in the k-map.


2. Prime Implicant :-

It is a product term formed by maximum possible grouping without failing priority. And also include redundant group.

3. Essential prime Impliment :-

It is the part of prime implicant but excluded redundant group or if a single k-map produce multiple type of answers then the final one is compare, the no. of common terms present in the final answer represent Essential prime implicant.

Qus Find Implicant, Prime Implicant and Essential prime Implicant for a given k-map.




$$I = 4$$

$$P.I = 3$$

$$E.P.I = 2$$

(ii)




$$I = 8$$

$$P.I = 4$$

$$E.P.I = 3$$

Ques Find out the parameters I, PI, EPI.

Solⁿ



$$I = 6$$

$$P.I = 6$$

$$E.P.I = 0$$

$$y_1 = \bar{B}\bar{C} + AC + \bar{A}B$$

$$y_2 = BC + \bar{A}\bar{C} + A\bar{B}$$

∴ Here no common term in final ans.

Ques Find the parameters I, PI, EPI.

1	1	1
	1	1

$$\bar{I} = 5$$

$$P.I = 2$$

$$E.P.I = 2$$

Ques

For the given function $f(A, B, C) = \pi M(2, 4, 6, 7)$
 find the k-map $= \sum m(0, 1, 3, 5)$

Ques


$$F(A, B, C, D) = \pi M(2, 3, 6, 7, 10, 11, 12, 14)$$


$$= \sum m(0, 1, 4, 5, 8, 9, 13, 15)$$


Ques

For the given k-map

	D			
		1	1	1
A		1	1	
	C			







*


Sequential Circuit

*


Flip-Flop :-

This is the basic memory element in the digital system. The basic flip-flop is also called Bistable multivibrator. It is a single bit storage device, i.e. it can store either 1 or 0.

A Flip-Flop can store indefinitely unless and until the input conditions are changed.



Every Flip-Flop will have two output both will be complement of each other.




Every Flip-Flop will have cross-coupling in between input and output.

Types of Flip-Flop

1. Latch
2. S-R Flip-Flop
3. J-k Flip-Flop
4. D-Flip-Flop
5. T-Flip-Flop

* Difference between Latch and Flip-Flop :-

* Replace every not gate by using NAND gate.




S-R Latch

Truth Table:-

S	R	Q
0	0	Invalid o/p
0	1	1
1	0	0
1	1	previous o/p.

Complementary S-R Latch :-

Replace every NAND gate by NOR gate and interchange either the position of S-R or Q & Q-bar




Truth Table :-


S	R	Q
0	0	Previous Output
0	1	0
1	0	1
1	1	invalid

~~S-R Flip-Flop~~

Ques Find the output Q for the given circuit.




Solⁿ :-



Previous o/p.

* S-R Flip-Flop :-




Truth Table :-

X	S	R	Q
0	X	X	Previous state
1	0	0	Previous state
1	0	1	0
1	1	0	1
1	1	1	Invalid

The disadvantage of SR-Flip Flop is when $S=R=1$ produces invalid output can't be use for practical applications.

Flip - Flop



Characteristic Table :-




Table { Truth Table } :-

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	X	0
0	1	X	0
1	0	X	1
1	0	X	1
1	1	0	X
1	1	1	X

* Characteristic Equation :-


$Q_n \backslash R$	00	01	11	10
0	0	1	0	0
1	1	1	X	X

$$Q_{n+1} = S + \bar{R} Q_n \quad \text{---} \textcircled{*} \quad \text{[remember]}$$

* Excitation Table :-


Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

* State Transition Diagrams :-



* The Disadvantage of S-R flip-flop is when $S=R=1$, produces invalid output hence replaced by J-K Flip-Flop.

* JK - Flip Flop :-



* Truth Table :-

X	J	K	Q
0	X	X	Prev.
1	0	0	Prev.
1	0	1	0
1	1	0	1
1	1	1	\bar{Q}

* Characteristic Table :-

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

* Characteristic Equation :-

J \ Q_n	00	01	11	10
0	0	1	0	0
1	1	1	0	1

$$Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$$

{ Remember }
this


Ques
Solⁿ

Draw the excitation table of Jk-Flip-Flop.

Q_n	Q_{n+1}	J	k
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Note :- JK-Flip-Flop is also called as universal Flip-Flop.


Rectangular box of J-k Flip-Flop:-




X \rightarrow CLK works when X=1
 \rightarrow does not work X=0

Meaning of X:-

Clock which carry on the J.k Flip-Flop.





edge triggered
Clock pulse



level triggered
clock pulse.

Output changes continuously under the clock pulse as input changes.


In the edge trigger clock pulse output will change either raising edge or falling edge, not both.




In the level triggered JK flip-flop output changes many times under a single clock pulse for $JK=1$ is called as Race Around Condition.

Race around condition is the disadvantage of JK flip flop.


* Removal of Race Around Condition:-



edge triggered \rightarrow




Race around condition can be removed by using edge triggered clock pulse in place of level triggered clock pulse.



Race around condition can be removed by reversing the condition $t_{pd\ clock} > t_{pd\ ff}$ to $t_{pd\ clock} < t_{pd\ ff}$.

To increase the time period of flip-flop cascading of flip-flop is performed for example Master slave flip flop is also useful for Race around condition.

* D-Flip Flop :-



Truth table :-

X	D	Q
0	X	Previous
1	0	0
1	1	1

Characteristic Table :-

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

Characteristic Equation :-

$$Q_{n+1} = D$$

⇒ D-flip-flop acts as a buffer.
 ⇒ D-flip-flop is useful for implementation of registers.


$$= J\bar{Q}_n + \bar{K}Q_n$$

$$= D$$

Excitation Table :-

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

* T - Flip - Flop



Truth Table :-

X	T	Q
0	X	Previous State
1	0	Previous State
1	1	\bar{Q}

Characteristic Table :-

T	Q_n	Q_{n+1}
0	0	Previous (0)
0	1	1
1	0	1
1	1	0

Characteristic Equation :-

$$Q_{n+1} = T \oplus Q_n$$

Excitation Table :-

Q	Q _{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

T-Flip Flop perform ex-OR operation :-

* Point To be Remember :-

Characteristic Eqⁿ :-

① SR $Q_{n+1} = S + \bar{R}Q_n$

② JK $Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n$

③ D $Q_{n+1} = D$

④ T $Q_{n+1} = T \oplus Q_n$

* Excitation Table :-

Q_n	Q_{n+1}	S	R	J	K	D	T
0	0	0	X	0	X	0	0
0	1	1	0	1	X	1	1
1	0	0	1	X	1	0	1
1	1	X	0	X	0	1	0

For $X=1$

J	K	Q
0	0	Previous
<u>0</u>	1	0
<u>1</u>	0	1
1	1	\overline{Q}

For $X=1$

S	R	Q
0	0	Previous
<u>0</u>	1	0
<u>1</u>	0	1
1	1	X

* Registers :-



Mainly implemented by D flip-flop.


To store n number of bit, n flip-flops are require { because one flip-flop stores only 1 bit either 0 or 1 }.

Based on input and Output Registers are Classified as -

1. Serial input Serial Output Register [SISO]
2. Serial input Parallel Output Register [SIPO]
3. Parallel input Parallel Output Register [PIPO]
4. Parallel input Serial Output Register [PISO]


1. Serial input Serial Output Register [SISO] :-
{ 4-bit SISO } :-






for n bit serial register for input storage n - clock pulse are required.

Ques for the given circuit diagram identify the content after three clock pulse.



Soln





This the content after three CLK pulses.

Ques

For the given circuit diagram find the content after 333 clock pulse.

18/17



1)

1	0
---	---

 Ans

2)

1	1
---	---

3)

0	1
---	---

4)


0	0
---	---

83
9) 333
 32
 —
 13
 12
 ①

So after 83 clk we find 0 0
there for it mean previous state
So after 333 clk pulse we find 10 as
first o/p.



Q. For the given circuit find the content after 332 clk pulse.

It is like a not gate.



So after two step we reach previous state
 So after 332 clk we get 101.

Find the content after 3 clock pulse.



Ans


Q

Solⁿ

Ques

For ~~the~~ the given circuit diagram identify for which of the following combination of i/p produces high output.

Solⁿ






- | | A_3 | A_2 | A_1 | A_0 | , | B_3 | B_2 | B_1 | B_0 |
|-----|-------|-------|-------|-------|---|-------|-------|-------|-------|
| (a) | 1 | 0 | 1 | 0 | , | 1 | 0 | 1 | 0 |
| (b) | 0 | 1 | 0 | 1 | , | 0 | 1 | 0 | 1 |
| (c) | 0 | 0 | 1 | 1 | , | 0 | 0 | 1 | 1 |
| (d) | 0 | 1 | 0 | 1 | , | 0 | 1 | 1 | 1 |
- [✓]

Q. For the given circuit diagram determine the content after 3 clock pulse.

Solⁿ

$X \oplus 0K \text{ - write } = AB + \bar{A}\bar{B} = A \oplus B$



Ans

* Counters :-

These are used to count the number of clock pulses.

- These are used to measure the width (time period) of the clock pulse.
- These are used to measure the frequency of clock pulse.
- These are used in biomedical application (ECG).
- These are used in the radar application.
- These are used in the timer circuit.

Counters are basically classified as -

1. Asynchronous Counter [Slow]

2. Synchronous Counter [Fast]

* Classification between Asynchronous and Synchronous Counter :-


Asynchronous	Synchronous
<ul style="list-style-type: none">• In the asynchronous counter only one flip-flop is applied by external clock pulse. Rest, every flip-flop having clock pulse applied by previous F.F.• Delay is present (slow)	<ul style="list-style-type: none">• All the flip-flops are applied by same clock pulse.• Delay is not present (Fast)

- Decoding error present.
- Only up (increasing \uparrow) or down (decreasing \downarrow) count is possible.
- It is also called as Ripple Counter.
- Only JK or T Flip-Flop is used.
- No decoding error.
- Any count sequence is possible.
- Ex - Ring / Johnson Counter.
- Any Flip-Flop is used.

* ~~Asynchronous Counter~~ *

* Modulus of a Counter:-

Mod of a counter represents number of state counted by counter.




$$\text{over all mod} = ayz$$

If the counters having mod a , mod b , mod z are cascaded, then overall mod is ayz .

Ques A mod ⁷² 72 counter can be implemented by -

- 6 number of mod 6 counter
- 13 number of mod 6 counter
- A mod 13 & a mod 6 counter [✓]
- 13 mod of mod 13 counter.



00
01
10
11

mod 4 \rightarrow 2 \leftarrow no. of flip-flops

mod 8 \rightarrow 3 \leftarrow No. of flip-flop

mod 16 \rightarrow 4 \leftarrow No. of flip-flops

no. of mod \rightarrow $N = 2^n$ \rightarrow no. of flip-flops.

$$\Rightarrow N = 2^n$$

$$\log N = \log 2^n$$

$$\log_2 N = n \log_2 2$$

$$n = \log_2 N$$

OR

$$n \geq \log_2 N$$

$$\left\{ \because \log_2 2 = 1 \right\}$$

mod 8 = 3 flip flop
mod 7 = ? 3 flip-flops

2 = 4 (too less)

3 = 8

Counters

9/Aug/2014

1. These are used to count the number of clock pulses.
2. These are used to measure the width (time period).
3. These are used to measure the frequency of clock pulse.
4. These are used in biomedical

* Asynchronous Counter :-

In the asynchronous counter only one flip-flop will be applied by external clock, that flip-flop will be known as Least Significant Bit (L.S.B). The adjacent flip-flop will behave as - M.S.B.

$CLK \leftarrow Q$
↓
down Counter


$clk \leftarrow \bar{Q}$
↓
Up Counter

for e.g. - MOD 4

0	0
0	1
1	0
1	1


For the asynchronous counter design J-K or T flip-flop are used with applied input is equal to 1.

Mod-4 Up-Counter :-



Mod-4 Up Counter by using J-K Flip-Flop:-

$$\text{Mod } 4 = 2^2 \Rightarrow \text{No. of FF required} = 2.$$




clk	(x)	0	0	1 when J=1, K=1
(1)	1	0	0	then Q = Q̄
(2)	0	1	1	
(3)	1	0	0	
(4)	0	1	1	

⇒ Initial state will be equal to final state if no. of mod equal to no. of clock pulse.

Ques Design a Mod-4 up counter by using +ve edge triggered flip-flop.

Solⁿ




Clock (x)	0	1	0
(1)	1	0	1
(2)	0	1	0

Ques Design a Mod-8 up counter by using negative edge triggered J.K F.F.

Solⁿ

$$\text{Mod } 8 = 2^3 \quad \therefore \text{req. FF} = 3$$




CLK

(X)	0	1	0	1
(1)	1	0	1	0
(2)	0	1	0	1
(3)	1	1	0	0
(4)				

Q. Mod-8^{UP} counter by using +ve edge trigger using J-K FF.


Solⁿ



CLK (X)	0	0	0	
(1)	1	0	0	
(2)	0	1	0	
(3)	1	1	0	Read Right to left.

Ques Design a Mod-8 down counter by using positive edge triggered?


Solⁿ



CLK (X)	1	1	1	← See from	0	0	0
(1)	0	1	1	1	0	0	1
(2)	1	0	1	1	0	1	0
(3)	0	0	1	1	0	1	1
(4)	1	1	0	0	1	0	0
(5)	0	1	0	0	1	0	1
(6)	1	0	0	0	1	1	0
							1 1 1

Ques Design a Mod-8 down counter by using negative edge triggered J-K FF?

Solⁿ



CLK (X)	1	1	1	
(1)	0	1	1	
(2)	1	0	1	
(3)	0	0	1	
(4)	1	0	0	down Counting.

Ques A Mod-8 and a Mod-4 counters are cascaded identify the number of flip-flop required?

- (a) 9 (b) 5 ✓ (c) 6 (d) 7


Solⁿ
 Total Mod = 8×4
 $= 32$

So $32 = 2^5$, Thus no. of flip-flop required = 5.

Ques Identify the Mod of counter for the given circuit diagram?

- (a) Mod 32 Counter (b) Mod 16 Counter
 (c) Mod 8 down counter (d) Mod 8 up counter ✓

Solⁿ



MUX follows \odot ,
 FF $\bar{Q} \in D$, this
 is up counter.

* Reduction of State :-

To reduce the no. of count sequence from the actual sequence by using same no. of f.f. is called as reduction of state.

To reduce the no. of state preset & clear are used.


Preset :- It is used to display output 1.

Clear :- It is used to display output 0.


Both will operate at high input.

Ques Design a Mod-6 up counter by using negative edge triggered J-k flip-flop.

Solⁿ For Mod-6, no. of flip-flops = 3.




Q Design a Mod-5 up counter -



Ques for the given circuit diagram find the Mod of the counter?

Solⁿ





Ans = Mod = 10 Up Counter.

Q_3	Q_2	Q_1	Q_0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

12/Aug/2014

* Synchronous Counter :

Any ~~each~~ count sequence is possible. Any flip-flop can be used for the design purpose. Operation is faster as compared to Asynchronous Counter.




$$T_0 = 2 T_{clk}$$

$$f_0 = \frac{1}{2 T_{clk}} = \frac{f_{clk}}{2}$$


The Output frequency of any flip-flop in the Asynchronous counter is given by -

$$f_{clk} = \frac{f_{in}}{MOD}$$

Ques For the given circuit diagram find the output frequency of each flip-flop.




Ques For the given circuit diagram find the output frequency.



0	0	0	cl
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1

Ques Design a synchronous counter show that it counts



by using D-flip-flop.

Solⁿ Steps for Counter Design:

(i) Determine the count sequence

(ii) Draw the state table


(iii) Draw the excitation table

Implement characteristic table for the given flip-flop.

Minimise the ~~to~~ logic circuit by using K-map.

(i) No. of flip-flop = 2 } largest no. is 3 = 11
 so we need 2 f/f.

(ii)



(iii)

Excitation Table:

Q_n		Q_{n+1}		$Q_{n+1} = D$	
Q_2	Q_1	Q_{2+1}	Q_{1+1}	D_2	D_1
0	0	1	0	1	0
1	0	0	1	0	1
0	1	1	1	1	1
1	1	0	0	0	0

Flip-Flops $\Rightarrow D_1$ and D_2

$D_2 \Rightarrow$

$Q_2 \backslash Q_1$	0	1
0	1	0
1	0	1


$$D_2 = Q_2$$

$D_1 \Rightarrow$

$Q_2 \backslash Q_1$	0	1
0	0	1
1	1	0

$$D_1 = \overline{Q_2} Q_1 + Q_2 Q_1$$


$$D_1 = Q_1 \oplus Q_2$$




Ques For the given circuit diagram identify the count sequence if initial state are (0,0).

	D_2	D_1	Q_2	Q_1	$D_2 = Q_2$	$D_1 = Q_2 \oplus Q_1$
X	1	0	0	0	0	0
1)	0	1	0	1	0	0
2)	1	1	1	0	1	1
3)	0	0	1	1	1	1


Ques For the given circuit diagram find the circuit sequence Q_2, Q_1 .



- (a) 00, 01, 10, 00, 01, 10
- (b) 00, 01, 11, 00, 01, 11
- (c) 00, 10, 01, 00, 10, 01
- (d) 00, 01, 10, 11, 00, 01, 10, 11
- (e) 00, 11, 01
- (f) 00, 11, 10



Q. for the given circuit diagram find the count sequence.




$K_2 = 1, J_1 = 1$
 $J_2 = \bar{Q}_2, K_1 = Q_1$


J_2	K_2	J_1	K_1	Q_2	Q_1
X	1	1	1	0	1
1	0	1	0	1	0
0	1	1	1	0	1
0	1	1	1	1	0

sequence :-
01, 01, 01


Ques Find the count sequence for the given circuit.



$$D_2 = \bar{Q}_2, \quad D_1 = \bar{Q}_1$$



Ques Find the count sequence for the given circuit.



$$R_2 = Q_2$$

$$S_1 = \bar{Q}_1$$

$$R_1 = \bar{Q}_1$$

$$S_2 = \bar{Q}_2$$


	S_2	R_2	S_1	R_1	Q_2	Q_1
X)	1	0	1	0	0	0
1)	0	1	0	1	1	1
2)	1	0	1	0	0	0

Cond. Sequence = 00, 11, 00, 11 etc.

DAC / ADC \longrightarrow Op-Amp.


Logic Families \longrightarrow Transistors.

* Network Theory :-




$$V = IR$$

\rightarrow Voltage Drop $\left\{ \begin{array}{l} \text{becoz +ve to} \\ \text{-ve voltage} \\ \text{decreasing.} \end{array} \right. ?$




$$V = -IR$$


\rightarrow Voltage Rise $\left\{ \begin{array}{l} \text{becoz -ve to} \\ \text{+ve voltage} \\ \text{increasing.} \end{array} \right. ?$




$$V_L = L \frac{dI}{dt}$$




$$V_L = -L \frac{dI}{dt}$$



$$I = \frac{c dV_c}{dt}$$




$$I = -\frac{c dV_c}{dt}$$



$$V = V_a - V_b$$

Ex -



$$V = V_a - V_b$$

$$3V = V_a - V_b$$

$$V_a - V_b = 3V$$

$$3 - 0 \leftarrow \text{ground}$$

$$0 - (-3)$$

$$5 - 2$$

$$2 - (-1)$$

So infinite no. are possible.

It is not possible to calculate potential at any point whether it is possible to calculate potential difference b/w two points.

$$V = IR$$

$$I = \frac{V}{R}$$


not used

$$I = \frac{V_a - V_b}{R}$$

always used.

JNU-2008

Q. For the given network find current I



$$P = V^2/R$$

$$P = I^2 R$$

OR
$$P = VI$$


Soln:

$$I = \frac{V_a - V_b}{R} = \frac{1-0}{1\Omega}$$


$$I = 1 \text{ Amp}$$

Ans

Ques




$$P = VI$$



$$P = -VI$$


* K.V.L. :-

Algebraic sum of all voltage in a closed loop is always equal to zero.



$$-E_1 + IR_1 - E_2 + IR_2 = 0$$

Ques for the given circuit diagram write the loop equation.



loop I :-
$$-E_1 + I_1 R_1 + I_1 R_2 + (I_1 - I_2) R_3 + E_2 = 0$$


loop II :-
$$I_2 R_4 + I_2 R_5 + E_3 - E_2 - (I_1 - I_2) R_3 = 0$$

OR

$$I_2 R_4 + I_2 R_5 + E_3 - E_2 + (I_2 - I_1) R_3 = 0$$

→ (sign of R_3 (+, -) are considered)

Ques Write the loop equation for the given circuit diagram.




loop I :-

loop II :- ~~$I_3 R_4$~~ $(I_2 - I_3) R_4 + I_2 R_5 + E_3 - E_2 + (I_2 - I_1) R_3 = 0$

loop III :-

$$I_3 R_6 + (I_3 - I_2) R_4 + (I_3 - I_1) R_2 = 0$$

Ques for the given circuit diagram find I_1, I_2, I_3 ?



loop I :-

$$\Rightarrow -3 + I_1 \cdot 1 + (I_1 - I_3) 2 + (I_1 - I_2) 3 + 2 = 0 \quad \text{--- (1)}$$


\Rightarrow loop II :-

$$I_2 \cdot 2 + 5 - 2 + (I_2 - I_1) 3 + (I_2 - I_3) 4 = 0 \quad \text{--- (2)}$$

\Rightarrow loop III :-

$$I_3 = 2 \text{ Amp}$$

Ques for the given circuit diagram find the currents I_1, I_2, I_3 ?



loop I :-

$$(I_1 - I_3) \cdot 1 + (I_1 - I_2) \cdot 2 - 3 = 0$$

$$\Rightarrow 3I_1 - 2I_2 - I_3 = 3 \quad \text{--- (I)}$$

loop II :-

$$I_2 \cdot 2 + (I_2 - I_1) \cdot 2 + (I_2 - I_3) \cdot 1 + 2 = 0$$


$$\Rightarrow 2I_1 - 5I_2 + I_3 = 2 \quad \text{--- (II)}$$

loop III :-

$$5 + 3 \times I_3 - 2 + (I_3 - I_2) \cdot 1 + (I_3 - I_1) \cdot 1 = 0$$

$$\Rightarrow -I_1 - I_2 + 4I_3 = 2 - 5 = -3$$

$$\Rightarrow I_1 + I_2 - 4I_3 = 3 \quad \text{--- (III)}$$



Op - Amp


Operational Amplifiers

Open Loop Op-Amp
(Comparator)


Close Loop Op-Amp

Negative feedback
(Amplifier)

Positive feedback
(Waveform Generation)




In the open loop connection there is no connection between output and input.



If there is a connection between output and input is called as feedback. If the amount of i/p reduced from the actual amount is.

called Negative feedback. If the amount of input is increased from the actual amount is called positive feedback.


Open Loop Op-Amp :-



The Basic operation of op-Amp to amplify the difference of input.

Characteristic Properties of Open Loop Op-Amp:-


1) Open Loop Gain :-



$$A = \frac{V_0}{V_{in}}$$

$$V_0 = A \cdot V_{in}$$

$$V_0 = A(V_1 - V_2)$$



So ideal value of gain is must be infinity.

Case I :

$$V_o = A(V_1 - V_2)$$

$$V_o = \infty (V_1 - V_2)$$

Say $V_1 = 5$, $V_2 = 3$ $\therefore V_1 > V_2$

$$\text{So } \therefore \boxed{V_o = +\infty} = \boxed{+V_{sat}}$$

Case II :

$$V_o = A(V_1 - V_2)$$


$$V_o = \infty (V_1 - V_2)$$

Say $V_1 = 3$, $V_2 = 5$ $\boxed{V_2 > V_1}$


$$V_o = \infty (-ve)$$

$$\therefore \boxed{V_o = -\infty = -V_{sat}}$$


* Transfer characteristic of Open Loop Op-Amp?




Ques for the given op-amp Network draw the output waveform.




Solⁿ



Ques for the given circuit diagram draw the output waveform.




Solⁿ :-




Que

for the given circuit diagram draw the output waveform.




Solⁿ




The output of open loop Op-Amp will be a rectangular wave.

H/W.
Ques Find the output waveform.



* Basic :-



$$V = IR$$



Short Circuit

$$I = I_{max}$$

$$V = IR$$

$$V = I \times 0 = 0$$


$$V = 0$$



Open Circuit

$$I = 0$$

$$V = V_{max}$$





$$T = -\infty \text{ to } +\infty = \infty$$

$$T = \infty$$

$$f = \frac{1}{T} = \frac{1}{\infty} = 0$$

$$f = 0$$



For D.C. $f_L = 0$

$$\Rightarrow X_L = 0$$


For D.C. $f_C = 0$

$$X_C = \infty$$


Note:- For a D.C. source inductor will be replaced by a wire and capacitor is replaced by broken wire.

Imp.


* Close Loop Op - Amp. { Negative feedback } :-



Inverting
Amp.




Non-Inverting
Amp.



Differential Amp.

to solve negative feedback connection assume inverting and non-inverting terminals are connected (virtual short).

* Inverting Amplifier :-



$$\Rightarrow I_1 + I_2 = 0 \quad \left\{ \text{by K.C.L.} \right\}$$


$$\Rightarrow \frac{V_{in} - 0}{R_1} + \frac{V_o - 0}{R_f} = 0$$

$$\Rightarrow \frac{V_{in}}{R_1} + \frac{V_o}{R_f} = 0$$

$$\Rightarrow \frac{V_o}{R_f} = -\frac{V_{in}}{R_1}$$

$$\Rightarrow \boxed{\frac{V_o}{V_{in}} = -\frac{R_f}{R_1}} = \text{gain of Inverting Amplifier.}$$

* Non-Inverting Amplifier :-



$$I_1 + I_2 = 0$$

$$0 - V_{in} + \frac{V_o - V_{in}}{R_f} = 0$$

$$\frac{V_o - V_{in}}{R_f} = \frac{V_{in}}{R_1}$$


$$\frac{V_o}{R_f} = V_{in} \left(\frac{1}{R_1} + \frac{1}{R_f} \right)$$

$$\frac{V_o}{V_{in}} = R_f \left(\frac{1}{R_1} + \frac{1}{R_f} \right)$$

$$\boxed{\frac{V_o}{V_{in}} = \left(1 + \frac{R_f}{R_1} \right)} = \text{Gain of Non-Inverting Amplifier.}$$

Ques

for the given Op-Amp network find the current I_o



Solⁿ

$$\frac{V_o}{V_{in}} = \frac{-R_f}{R_1} = \frac{-10k}{2k} = -5k$$

$$V_o = V_{in} \times -5 = 2 \times -5$$

$$\boxed{V_o = -10V}$$

$$\frac{V_o}{V_{in}} = \left(1 + \frac{R_f}{R_1} \right) = \left(1 + \frac{10}{1} \right) = 11$$


$$V_o = 3 \times 11 = 33V$$

$$\boxed{V_o = 33V}$$

$$\therefore I_o = \frac{V_a - V_b}{R} \Rightarrow I_o = \frac{33 - (-10)}{5k} = \frac{43}{5k} = 8.6 \text{ mA.}$$

A₂

Ques for the given circuit diagram find output voltage V_o .



Solⁿ I

$$\frac{V_{o1}}{V_{in}} = 1 + \frac{R_f}{R_i} = 1 + \frac{5R}{R} = 6$$

$$V_{o1} = 6V_{in}$$

II

$$\frac{V_{o2}}{V_{in}} = \frac{-R_f}{R_i} = \frac{-2R}{R}$$

$$\frac{V_{o2}}{V_{in}} = -2$$


$$\Rightarrow V_{o2} = -2V_{in}$$

$$V_o = V_{o1} - V_{o2} = 6V_{in} - (-2V_{in}) = 8V_{in}$$

$$\frac{V_o}{V_{in}} = 8$$

Ans

H.W.
Ques



Solⁿ

$$\frac{V_{o1}}{V_{in}} = \frac{-R_f}{R_1} = \frac{-3K}{1K}$$

$$\frac{V_{o1}}{V_{in}} = -3$$

$$V_{o1} = -3 \times V_{in} = -3 \times 2$$

$$V_{o1} = -6$$


$$V_o = V_{o1} - 0$$
$$= -6 - 0$$

$$V_o = -6 \quad \text{Ans}$$


Ques

For the given Op-Amp networks determine output voltage.

Solⁿ




- (a) 10V
- (b) -10V
- (c) 1V
- (d) -1V




$V = 1 \text{ Volt}$ Ans

Ques for the given circuit diagram find the output voltage.





- (a) 3V
- (b) -3V
- (c) saturation voltage
- (d) -10V



Since it is open loop so the o/p = saturation.

Ques Find the output voltage for given circuit.




$$\frac{V_o}{V_{in}} = \frac{-R_f}{R_i} = \frac{-100k}{10k}$$

$$\frac{V_o}{V_{in}} = -10$$

$$\Rightarrow V_o = -10 \times V_{in} = -10 \times 3 = -30V \text{ Ans}$$

Ques

for the given network calculate the voltage gain.



Solⁿ

$$I_2 = I_3 + I_4$$

$$\frac{V_o - V_x}{R} = \frac{V_x - 0}{R} + \frac{V_x - 0}{-R}$$

$$V_o = 3V_x$$

$$V_x = \frac{V_o}{3}$$

$$I_1 + I_4 = 0$$

$$\frac{V_{in} - 0}{R} + \frac{V_x - 0}{-R} = 0$$


$$V_{in} = -V_x$$

$$V_{in} = -\frac{V_o}{3}$$

$$\frac{V_o}{V_{in}} = -3$$

Ans

Ques for the given network find the voltage gain.



- (a) -5 (b) -8 (c) -10 (d) -11

Solⁿ :

$$I_2 = I_3 + I_4$$

$$\frac{V_0 - V_x}{R} = \frac{V_x - V_y}{R} + \frac{V_x}{R}$$

$$\boxed{V_0 = 3V_x - V_y} \quad \text{--- (I)}$$

Now $I_3 = I_5 + I_6$

$$\frac{V_x - V_y}{R} = \frac{V_y - 0}{R} + \frac{V_y - 0}{R}$$

$$\boxed{V_x = 3V_y} \quad \text{--- (II)}$$

from (II) & (I)

$$V_0 = 3 \times 3V_y - V_y$$

$$= 9V_y - V_y$$

$$\boxed{V_0 = 8V_y}$$

OR $\boxed{V_y = \frac{V_0}{8}}$

$$I_1 + I_6 = 0$$

$$\frac{V_{in} - 0}{R} + \frac{V_y}{-R} = 0$$


$$V_{in} = -V_y$$

$$V_{in} = -\frac{V_o}{8}$$

$$\boxed{\frac{V_o}{V_{in}} = -8}$$

Ques for the given circuit diagram determine o/p voltage.

Solⁿ



$$\boxed{V_o = V_{in}}$$

- This circuit is called voltage follower (o/p voltage always follow i/p voltage).


$$\boxed{\frac{V_o}{V_{in}} = 1}$$

- It is also called as Unity gain Amp.
- Voltage follower is used to convert high impedance source to low impedance source.

Properties of Op-Amp.

* Input Current :-


The input resistance of the op-amp will be infinity (represented by input circuit) hence input current will be zero. Voltage will be maximum.



i/p Resistance will be ∞ .

* Output Resistance :-


The output resistance of op-amp will be ideally zero.



O/p Resistance ≈ 0

Ques For the given circuit diagram find output voltage.

Solⁿ



$$I = 0$$


$$\frac{v_o - v_{in}}{R} = 0$$

$$v_o = v_{in}$$


Still voltage follower.

Ques

For the given Op-Amp determine the op voltage.



Solⁿ



$$-V + IR_1 + IR_2 = 0$$

$$I(R_1 + R_2) = V$$

$$I = \frac{V}{R_1 + R_2}$$

$$V_1 = IR_1$$

$$V_1 = \frac{VR_1}{R_1 + R_2}$$

(memorize)

$$V_2 = IR_2$$

$$V_2 = \frac{VR_2}{R_1 + R_2}$$

(memorize)

$$\text{So } V_{in} = \frac{5 \times 20}{20 + 10} = \frac{10}{3} \text{ Volt}$$

$$\Rightarrow I_1 + I_2 = 0$$

$$\frac{3 - V_{in}}{20k} + \frac{V_o - V_{in}}{40k} = 0$$

$$3 - V_{in} + \frac{V_o - V_{in}}{2} = 0$$

$$3 - V_{in} + \frac{V_o}{2} - \frac{V_{in}}{2} = 0$$

$$\frac{V_o}{2} = \frac{3V_{in}}{2} - 3$$

$$\frac{V_o}{2} = \frac{3 \times 5}{2 \times 2} - 3$$

$$\frac{V_o}{2} = 5 - 3 = 2$$

$$V_o = 2 \times 2 = 4$$

$$\boxed{V_o = 4}$$

Tricks :-


$$\text{When } \frac{R_f}{R_i} = \frac{R_3}{R_2} \quad \left\{ \begin{array}{l} \text{In Differential} \\ \text{Amp.} \end{array} \right.$$

$$\text{Then } \boxed{V_o = (V_+ - V_-) \left(\frac{R_f}{R_i} \right)} \quad (\text{Memorise})$$

$$V_o = (5 - 3) (2)$$
$$= 2 \times 2$$

$$\boxed{V_o = 4V}$$

Ques Find the output voltage




Solⁿ

$$\frac{R_f}{R_1} = \frac{R_3}{R_2} = 2$$

$$\text{So } V_o = (7-3) \times 2 = 4 \times 2$$

$$\boxed{V_o = 8} \text{ A}$$

Ques For the given circuit diagram determine o/p voltage.



Solⁿ

$$V_{a1} = \frac{40 \times 7}{20+40} = \frac{280}{60} = \frac{28}{6} \text{ V}$$

by K.C.L :-

$$I_1 + I_2 = 0$$

$$\frac{V_{a1} - 3}{20} + \frac{V_o - V_{a1}}{60} = 0$$

$$\frac{\frac{28}{6} - 3}{20} + \frac{V_o - \frac{28}{6}}{60} = 0$$

$$\frac{28 - 18}{120} + \frac{28 - 19}{60} = \frac{-V_o}{60}$$

$$\frac{10}{120} - \frac{19}{180} = \frac{-V_o}{60}$$


$$-V_o = \frac{60 \times 5}{120} - \frac{19 \times 60}{180}$$

$$-V_o = 5 - \frac{19}{3} = +\frac{15-19}{3}$$

$$-V_o = -\frac{4}{3}$$

$$\boxed{V_o = 1.33 \text{ V}}$$

Ques for the given circuit diagram. Determine the all loop currents.



loop I :-

$$-110V + I_1 \times 2\Omega + (I_1 - I_3) 1\Omega + (I_1 - I_2) 5\Omega = 0$$

$$2I_1 + I_1 - I_3 + 5I_1 - 5I_2 = 110$$

$$8I_1 - 5I_2 - I_3 = 110 \quad \text{--- (I)}$$

loop III :-

$$-115 + I_3 6\Omega + (I_3 - I_1) 1\Omega = 0$$


$$7I_3 - I_1 = 115 \quad \text{--- (II)}$$

loop II :-


$$I_2 \times 5\Omega + (I_2 - I_1) 5\Omega = 0$$

$$10I_2 - 5I_1 = 0 \quad \text{--- (III)}$$

Ques For the given circuit diagram calculate voltage gain.




Solⁿ:



$$\frac{V_o}{V_{in}} = -\frac{R_f}{R_1}$$

Ques For the given circuit diagram calculate V_o



- (a) $\sqrt{2} \sin(t + 95^\circ)$
- (b) $\sqrt{2} \sin(t + 95^\circ)$
- (c) $\frac{1}{\sqrt{2}} \sin(t - 95^\circ)$
- (d) $\frac{1}{\sqrt{2}} \sin(t + 95^\circ)$

Solⁿ

$$\therefore V_{in} = \sin \omega t = \sin t$$

~~but~~ $\omega = 1$

$$\therefore C = \frac{1}{j\omega C} = \frac{1}{j \times 1 \times 1}$$

$$C = \frac{1}{j}$$

$$V_{a1} = \frac{\sin t \times \frac{1}{j}}{1 + \frac{1}{j}}$$

$$\left(V_{\frac{R_2}{R_1+R_2}} \right)$$

$$V_{a1} = \frac{\sin t \times \frac{1}{j}}{\frac{j+1}{j}} = \frac{\sin t}{1+j}$$

by K.C.L. :-

$$I_1 + I_2 = 0$$

$$\frac{0 - V_{a1}}{10k} + \frac{V_0 - V_{a1}}{10k} = 0$$

$$V_0 - 2V_{a1} = 0$$

$$V_0 = 2V_{a1}$$

$$V_0 = \frac{2 \sin t}{1+j}$$

$$a+ib = \sqrt{a^2+b^2} = \text{mag.}$$

$$\text{phase } \angle = \tan^{-1} \left(\frac{b}{a} \right)$$

$$\text{mag. } |1+j| = \sqrt{1^2+1^2} = \sqrt{2}$$

$$\text{Phase Angle} = -\tan^{-1} \left(\frac{1}{1} \right)$$

$$= -\tan^{-1} 1 = -\tan^{-1} (\tan 45^\circ)$$

$$= -45^\circ$$

$$\frac{1}{1+j} = \frac{1}{\sqrt{1^2+1^2}}$$

$$\text{phase } \angle = -\tan^{-1} \left(\frac{b}{a} \right)$$

So from (1)

$$V_0 = \frac{2 \sin t}{\sqrt{2}} \angle -45^\circ$$


$$V_o = \sqrt{2} \sin t L - 45^\circ$$

$$V_o = \sqrt{2} \sin (t - 45^\circ) \quad \text{Ans}$$

$$\left. \begin{array}{l} \sin \theta L - \phi \\ \sin (\theta + \phi) \\ \sin (\theta - \phi) \end{array} \right\} \begin{array}{l} \therefore \phi \\ \therefore \theta \end{array}$$

Ques

For the given circuit diagram find the ~~output~~ maximum phase difference b/w o/p and i/p.



$$V_m = \frac{V_i \times \frac{1}{j\omega C}}{R + \frac{1}{j\omega C}} = \frac{V_i / j\omega C}{1 + j\omega RC}$$

$$V_m = \frac{V_i}{1 + j\omega RC}$$

By KCL :-

$$I_1 + I_2 = 0$$

$$\frac{V_i - V_m}{R} + \frac{V_o - V_m}{R'} = 0$$

$$V_o = 2V_m - V_i$$

$$V_o = \frac{2V_i}{1 + j\omega RC} - V_i$$

$$V_o = V_i \left(\frac{2}{1 + j\omega RC} - 1 \right)$$

$$V_o = V_i \left[\frac{2 - (1 + j\omega RC)}{1 + j\omega RC} \right]$$

$$= V_i \left[\frac{2 - 1 - j\omega RC}{1 + j\omega RC} \right]$$

$$V_o = V_i \left[\frac{1 - j\omega RC}{1 + j\omega RC} \right]$$

$$\frac{V_o}{V_i} = \left[\frac{1 - j\omega RC}{1 + j\omega RC} \right]$$

$$\text{Phase Difference} = \left[\frac{1 + j(-\omega RC)}{1 + j(\omega RC)} \right]$$

$$= \tan^{-1} \left(\frac{-\omega RC}{1} \right) - \tan^{-1} (\omega RC)$$

$$= -\tan^{-1} (\omega RC) - \tan^{-1} (\omega RC)$$

$$= -2 \tan^{-1} (\omega RC)$$

∴ Maximum Phase Difference -

$$= -2 \tan^{-1} (\infty)$$


$$= -2 \times 90^\circ$$

$$= -180^\circ$$

$$= +180^\circ$$


Ans

because tan is maximum at 90°



$V_1 - V_2 = 0$ A $V_1 = V_2$ $V_{in} = H$ $V_0 = H \cdot V_{in}$
 Note: The virtual short concept is fails when gain is not infinity.


Ques: for the given circuit diagram calculate the voltage gain.



Solⁿ

$$\frac{V_0}{V_{in}} = -\frac{R_f}{R_i} = -\frac{1/jwc}{R} = -\frac{1}{jwRC}$$

$$\left| \frac{V_0}{V_{in}} \right| = \frac{1}{\sqrt{0 + (wRC)^2}} = \frac{1}{wCR}$$




Note: A Network which produces high gain in low freq. range is called as low pass Filter.

It is unstable filter becoz its gain reaches to infinity at $w = 0$

Filter

* Practical Low Pass Filter :-




$$\frac{V_0}{V_{in}} = - \frac{R_f}{R_1}$$

$$R_{parallel} = \frac{R_f \times \frac{1}{j\omega C_f}}{R_f + \frac{1}{j\omega C_f}} = \frac{R_f}{R_f j\omega C_f + 1}$$


$$R_{parallel} = \frac{R_f}{1 + R_f j\omega C_f}$$

$$\text{So } \frac{V_0}{V_{in}} = \frac{-R_f}{1 + R_f j\omega C_f} = \frac{-R_f}{R_1 (1 + j\omega C_f R_f)}$$



Ques

For the given circuit diagram calculate magnitude of voltage gain and phase difference b/w output and input.



- (a) $10, \frac{\pi}{2}$
- (b) $10, \pi$ ✓
- (c) $-10, \pi$
- (d) $5\sqrt{2}, \frac{\pi}{2}$

Solⁿ

$$\text{Voltage Gain } \left(\frac{V_o}{V_{in}} \right) = \frac{-R_f}{R_1 (1 + j\omega R_f C_f)}$$

$$\frac{V_o}{V_{in}} = \frac{-R_f}{R_1 (1 + j2\pi f R_f C_f)}$$

$$\left| \frac{V_o}{V_{in}} \right| = \frac{R_f}{R_1 \sqrt{1 + 4\pi^2 f^2 R_f^2 C_f^2}}$$

$$= \frac{R_f}{R_1 \sqrt{1 + 4(3.14)^2 (10)^2 (10)^2 (0.0001 \times 10^{-6})^2}}$$

$$= \frac{10k}{1k \sqrt{1 + 4 \times (3.14)^2 \times 10^{10-20}}}$$

$$= \frac{10}{\sqrt{1 + (3.14)^2 \times 4 \times 10^{-10}}} \rightarrow \text{Very Small in Comparison of } 1$$

$$= \frac{10}{\sqrt{1 + \text{Neglect}}}$$

$$\left| \frac{V_o}{V_{in}} \right| = 10 \quad \text{Ans}$$

Positive " " " " = 180
 Negative " " " " = 180

Phase Angle :-

$$\frac{V_o}{V_{in}} = \frac{-R_f}{R_i (1 + j\omega R_f C_f)}$$

$$= \frac{-10k}{1k [1 + j 2\pi \times 10 \times 10 \times 10^3 \times 0.0001 \times 10^{-6}]}$$

$$= \frac{-10}{[1 + j 2\pi \times 10^5 \times 0.0001 \times 10^{-6}]}$$

$$= \frac{-10}{1 + j 6.28 \times 10^{-5}} = \frac{-10}{1 + j 0.0000628}$$


$$\angle \frac{V_o}{V_{in}} = 180 - \tan^{-1} \left(\frac{0.0000628}{1} \right)$$

$$= 180 - \tan^{-1}(0)$$

$$= 180 - 0$$

$$\boxed{\text{Phase diff.} = 180^\circ}$$

Ques find the voltage gain of the given circuit.




$$\frac{V_o}{V_{in}} = -\frac{R_f}{R_i}$$

$$= -\frac{R}{1/j\omega C}$$

$$= -j\omega RC$$


$$\left| \frac{V_o}{V_{in}} \right| = \omega RC$$

$$\left| \frac{V_o}{V_{in}} \right|$$



Since gain reaches to infinity at $\omega = \infty$ so it become unstable (Impractical).

* Practical High Pass Filter:



$$\frac{V_o}{V_{in}} = -\frac{R_f}{R_i}$$

$$= -\frac{R_f \times j\omega C_1}{1 + j\omega R_i C_1}$$

$$\left. \begin{aligned} R_{series} &= R_i + \frac{1}{j\omega C_1} \\ &= \frac{j\omega R_i C_1 + 1}{j\omega C_1} \\ &= \frac{1 + j\omega R_i C_1}{j\omega C_1} \end{aligned} \right\}$$

$$\left| \frac{V_o}{V_{in}} \right| = \frac{R_f \omega C_1}{\sqrt{1^2 + \omega^2 R_1^2 C_1^2}}$$

$$= \frac{1}{\sqrt{1 + \omega^2 R_1^2 C_1^2}} \cdot \frac{R_f \omega C_1}{\omega R_f C_1}$$


$$= \frac{1}{\sqrt{\frac{1}{(\omega R_f C_1)^2} + \frac{\omega^2 R_1^2 C_1^2}{\omega^2 R_f^2 C_1^2}}}$$

$$= \frac{1}{\sqrt{\frac{1}{(\omega R_f C_1)^2} + \frac{R_1^2}{R_f^2}}}$$



$$= \frac{1}{\sqrt{\left(\frac{R_1}{R_f}\right)^2 \left[1 + \frac{1}{(\omega R_f C_1)^2} \left(\frac{R_f}{R_1}\right)^2 \right]}}$$

$$= \frac{R_f}{R_1} \frac{1}{\sqrt{1 + \frac{1}{(\omega R_f C_1)^2}}}$$

$$\left| \frac{V_o}{V_{in}} \right| = \frac{R_f}{R_1} \frac{1}{\sqrt{1 + \frac{1}{(\omega R_f C_1)^2}}}$$






* Short Trick :- Practical OR Stable Filter:-




$$\left| \frac{V_o}{V_{in}} \right| = \frac{R_f}{R_1 \sqrt{1 + (\omega R_f C_f)^2}}$$

$$\left| \frac{V_o}{V_{in}} \right| = \frac{R_f}{R_1 \sqrt{1 + \frac{1}{(\omega R_1 C_f)^2}}}$$





Band Pass Filter




Band Reject Filter OR Band Stop Filter

2013 NET



Ques A B.P.F is represented by its mid frequency ω_0 it is implemented by using H.P.F. and L.P.F. If the cut-off frequency of L.P.F. is ω_{OLP} and H.P.F. is ω_{OHP} then which of the following will satisfy for Band Pass filter.

- (a) $\omega_0 > \omega_{OLP} + \omega_0 > \omega_{OHP}$ (c) $\omega_0 < \omega_{OLP} + \omega_0 > \omega_{OHP}$ ✓
 (b) $\omega_0 > \omega_{OLP} + \omega_0 < \omega_{OHP}$ (d) $\omega_0 < \omega_{OLP} + \omega_0 < \omega_{OHP}$



Ans


For the given circuit diagram identify the type of filter.



Band Pass Filter.

Ans

For the given circuit diagram identify the filter.



~~$$V_{in} = \frac{V_o}{1 + R_2/R}$$~~

$$V_{in} = \frac{V_{in} \cdot \frac{1}{j\omega C}}{R + \frac{1}{j\omega C}} = \frac{V_{in}}{1 + Rj\omega C}$$

$$V_{in} = \frac{V_{in}}{1 + Rj\omega C}$$

By KCL :-

$$I_1 + I_2 = 0$$

$$\frac{0 - V_{in}}{R} + \frac{V_o - V_{in}}{R_2} = 0$$

$$\frac{V_o}{R_2} = \frac{V_{in}}{R} + \frac{V_{in}}{R_2}$$


$$= V_{in} \left(\frac{1}{R} + \frac{1}{R_2} \right)$$

$$\frac{V_o}{R_2} = \frac{V_{in}}{1 + Rj\omega C} \left(\frac{1}{R} + \frac{1}{R_2} \right)$$

$$\frac{V_o}{V_{in}} = \frac{R_2}{1 + j\omega R C R_2} \left(1 + \frac{R_2}{R} \right)$$


$$\left| \frac{V_o}{V_{in}} \right| = \frac{\left(1 + \frac{R_2}{R_1} \right)}{\sqrt{1 + \omega^2 R^2 C^2}}$$

when ω increasing then $\left| \frac{V_o}{V_{in}} \right|$ decreasing
 So it is low Pass Filter.



Ques

for the given circuit diagram identify the filter.



$$V_m = \frac{V_{in} R}{R + \frac{1}{j\omega C}} = \frac{V_{in} (j\omega RC)}{1 + j\omega RC} \quad \text{--- (1)}$$

By KCL

$$0 = \frac{V_m}{R_1} + \frac{V_o - V_m}{R_2}$$

$$-\frac{V_{a1}}{R_1} = \frac{V_o}{R_2} - \frac{V_{a1}}{R_2}$$

$$\frac{V_o}{R_2} = V_{a1} \left(\frac{1}{R_2} - \frac{1}{R_1} \right)$$

$$\frac{V_o}{R_2} = \frac{V_{in} R}{\left(R + \frac{1}{j\omega C}\right)} \left(\frac{1}{R_2} - \frac{1}{R_1} \right)$$

$$\begin{aligned} \frac{V_o}{V_{in}} &= \frac{R_2 \cdot R}{\left(R + \frac{1}{j\omega C}\right)} \frac{1}{R_2} \left(1 - \frac{R_2}{R_1}\right) \\ &= \frac{1}{\left(1 + \frac{1}{j\omega RC}\right)} \left(1 - \frac{R_2}{R_1}\right) \end{aligned}$$

$$\left| \frac{V_o}{V_{in}} \right| = \frac{\left(1 + \frac{R_2}{R_1}\right)}{\left(1 - \frac{j}{\omega RC}\right)} = \frac{\left(1 + \frac{R_2}{R_1}\right)}{\sqrt{1^2 + \frac{1}{\omega^2 R^2 C^2}}}$$

$$\boxed{\left| \frac{V_o}{V_{in}} \right| = \frac{\left(1 + \frac{R_2}{R_1}\right)}{\sqrt{1 + \left(\frac{1}{\omega RC}\right)^2}}}$$

H.P.F

$$\log \sqrt{2} = 0.15$$

20/Aug/2014

* The frequency at which gain reduced by a factor of $\sqrt{2}$ that frequency is called as "cut-off frequency" and it is given by -

$$\omega_c = \frac{1}{R_f C_f}$$

The factor $\sqrt{2}$ also represents 3db decrease which is given

$$\begin{aligned} \frac{10}{\sqrt{2}} &\Rightarrow 20 \log \left(\frac{10}{\sqrt{2}} \right) \text{ db} \\ &\Rightarrow 20 [\log 10 - \log \sqrt{2}] \\ &= 20 [1 - 0.15] \\ &= 20 - 3 \\ &= 17 \text{ d.B.} \end{aligned}$$

$$\left(\frac{V_o}{V_{in}} \right) \Rightarrow \frac{R_f}{R_i \sqrt{1 + \left(\frac{1}{\omega R_i C_i} \right)^2}} = \frac{R_f}{R_i \sqrt{1 + \frac{1}{(\omega R_i C_i)^2}}}$$


Unit of $R_i C_i$ = Unit of ω

$$\omega_c = \frac{1}{R_i C_i}$$

$$\left| \frac{V_o}{V_{in}} \right| = \frac{R_f}{R_i \sqrt{1 + \left(\frac{\omega_c}{\omega} \right)^2}}$$

The cut-off freq. defines the freq. after which gain decreases (L.P.F.) or gain increases (H.P.F.).

Ques For the given circuit diagram identify the type of filter? and calculate the cut off frequency (Hz).



$$V_x = \frac{V_{in} \times \frac{1}{j\omega C}}{R + \frac{1}{j\omega C}} = \frac{V_{in} \times \frac{1}{j\omega C}}{\frac{Rj\omega C + 1}{j\omega C}}$$

$$V_x = \frac{V_{in}}{1 + j\omega RC}$$

By K.C.L -

$$I_1 + I_2 = 0$$

$$0 - \frac{V_{in}}{1k} + \frac{V_o - V_{in}}{10k} = 0$$

$$\frac{V_o}{10} = V_{in} + \frac{V_{in}}{10}$$

$$\frac{V_o}{10} = V_{in} \left(\frac{11}{10} \right)$$

$$V_o = \frac{11 V_{in}}{1 + j\omega RC}$$

$$\frac{V_o}{V_{in}} = \frac{1}{1 + j\omega RC}$$

$$\left| \frac{V_o}{V_{in}} \right| = \frac{1}{\sqrt{1 + \omega^2 R^2 C^2}}$$

Hence filter is L.P.F.

$$\text{Cut off frequency} = \omega_c = \frac{1}{RC}$$

$$\omega_c = \frac{1}{1 \times \frac{1}{2} \mu F}$$

$$f_c = \frac{1 \times 2\pi}{2\pi \times 1 \times 1 \mu F}$$

$$= \frac{10^6}{10^3}$$

$$= 10^3 \text{ Hz}$$

$$\left\{ 1 \text{ Hz} = 10^0 \right\}$$

$$\boxed{f_c = 1 \text{ kHz}}$$

Ans


Ques For the given ~~circuit diagram~~ ~~iden~~
Calculate the D.C. gain. :-

$$\therefore \text{D.C. gain for Non-Inverting Amp.} = \left(1 + \frac{R_6}{R_1} \right)$$

$$\therefore \text{D.C. gain} = \left(1 + \frac{10k}{1k} \right)$$

$$\boxed{\text{D.C. gain} = 11}$$

Ques Identify the filter and ^{find} cut off freq.



Solⁿ

$$V_{in} = \frac{V_{in} \times R}{1 + j\omega RC} \quad V_{in} = \frac{V_{in} R}{\frac{1}{j\omega C} + R}$$
~~$$V_{in} = \frac{V_{in} R^2}{1 + j\omega RC}$$~~

$$V_{in} = \frac{V_{in} R j\omega C}{1 + j\omega RC}$$

By K.C.L :-

$$I_1 + I_2 = 0$$

$$\frac{0 - V_{in}}{R_1} + \frac{V_o - V_{in}}{R_f} = 0$$

$$\frac{V_o}{R_f} = V_{in} \left(\frac{1}{R_f} + \frac{1}{R_1} \right)$$

$$V_o = V_{in} \left(1 + \frac{R_f}{R_1} \right)$$

$$V_o = \frac{V_{in} R j\omega C}{1 + j\omega RC} \left(1 + \frac{R_f}{R_1} \right)$$

$$\frac{V_o}{V_{in}} = \frac{R j\omega C}{1 + j\omega RC} \left(1 + \frac{R_f}{R_1} \right)$$

$$\left| \frac{V_o}{V_{in}} \right| = \frac{\omega RC}{\sqrt{1 + (\omega RC)^2}} \left(1 + \frac{R_f}{R_i} \right)$$


$$= \frac{1}{\sqrt{\left(\frac{1}{\omega RC} \right)^2 + 1}} \left(1 + \frac{R_f}{R_i} \right)$$

H.P.F.

$$\omega_c = \frac{1}{RC}$$


for D.C. gain ?

Capacitor change into breaked wire.
 In break wire current is zero but
 voltage is maximum so resistance
 have zero voltage.
 So +ve terminal have V_{in} .



D.C. gain for non-inverting amplifier
 is $\left(1 + \frac{R_f}{R_i} \right)$ and for inverting amplifier
 is $\left(-\frac{R_f}{R_i} \right)$

Ques For the given circuit diagram identify the filter?



Solⁿ

$$\frac{V_o}{V_{in}} = -\frac{R_f}{R_1} = -\frac{R_s}{R_1} \quad (R_s = R_f + j\omega L)$$

$$\left| \frac{V_o}{V_{in}} \right| = \frac{\sqrt{R_f^2 + (\omega L_f)^2}}{R_1}$$

$$= \sqrt{\left(\frac{R_f}{R_1}\right)^2 + \left(\frac{\omega L_f}{R_1}\right)^2} = \sqrt{\left(\frac{R_f}{R_1}\right)^2 \left[1 + \left(\frac{\omega L_f}{R_f}\right)^2\right]}$$


$$= \frac{R_f}{R_1} \sqrt{1 + \left(\frac{\omega L_f}{R_f}\right)^2}$$

$$= \frac{R_f}{R_1} \sqrt{1 + \left(\frac{\omega}{\frac{R_f}{L_f}}\right)^2}$$

$$\omega = \frac{R_f}{L_f}$$

$$f_c = \frac{1}{2\pi} \frac{R_f}{L_f}$$

Ques for the given circuit diagram identify the type of filter.



soln


$$\frac{V_o}{V_{in}} = \frac{-R_f}{R_1} = \frac{-R_f}{R_{1 \parallel L_1}}$$

$$= \frac{-R_f}{\frac{R_1 \cdot j\omega L_1}{R_1 + j\omega L_1}} = \frac{-R_f (R_1 + j\omega L_1)}{R_1 \cdot j\omega L_1}$$


$$\left| \frac{V_o}{V_{in}} \right| = \frac{R_f}{R_1} \frac{\sqrt{R_1^2 + (\omega L_1)^2}}{\omega L_1}$$

$$= \frac{R_f}{R_1} \sqrt{1 + \frac{R_1^2}{(\omega L_1)^2}}$$

Since gain decreases so L.P.F.



Ques For the given circuit diagram calculate
 o/p voltage. $R-C$



Solⁿ By K.C.L. :-

$$I_1 + I_2 = 0$$

$$\frac{V_{in} - 0}{R_1} + C_1 \frac{dv}{dt} = 0 \quad \left\{ I_c = C \frac{dv}{dt} \right\}$$

$$\frac{V_{in}}{R_1} + C_1 \frac{dv}{dt} = 0$$

$$V = V_o - 0$$

means $V = V_o$

$$\text{So } \frac{V_{in}}{R_1} + C_1 \frac{dV_o}{dt} = 0$$

$$C_1 \frac{dV_o}{dt} = -\frac{V_{in}}{R_1}$$


$$\frac{dV_o}{dt} = -\frac{1}{R_1 C_1} V_{in} dt$$

$$\int dV_o = \int -\frac{1}{R_1 C_1} V_{in} dt$$

$$V_o = -\frac{1}{RC} \int V_{in} dt$$

"The behaviour of low pass filter is similar to integrator circuit"

Ques



Solⁿ

By K.C.L

$$I_1 + I_2 = 0$$

$$C \frac{dv}{dt} + \frac{V_o - 0}{R} = 0$$

$$\frac{V_o}{R} = -C \frac{dv}{dt}$$



$$V_o = -CR \frac{dv}{dt}$$

$$\therefore V_{in} = V - 0$$

$$\text{So } V = V_{in}$$


$$V_o = -RC \frac{dV_{in}}{dt}$$

The behaviour of high pass filter is differentiator.




- * Ramp $\xrightarrow{\text{diff}}$ Step $\xrightarrow{\text{diff}}$ dirac delta
- * Ramp $\xleftarrow{\text{inte}}$ Step $\xleftarrow{\text{inte}}$ dirac delta.


Q.1 The i/p, o/p waveform represented below




- (1) Adder (2) Subtractor (3) Integrator
 (4) Differentiator [✓]

Q.2 For the given circuit diagram find the output current wave form?





Ques Calculate output voltage?



Solⁿ

$$I_1 + I_2 + I_3 + I_4 = 0$$

$$\frac{V_1}{R} + \frac{V_2}{R} + \frac{V_3}{R} + \frac{V_0}{R_f} = 0$$

$$\frac{V_0}{R_f} = - \left(\frac{V_1}{R} + \frac{V_2}{R} + \frac{V_3}{R} \right)$$

$$\frac{V_0}{R_f} = - \frac{1}{R} (V_1 + V_2 + V_3)$$

$$V_0 = -\frac{R_f}{R} (V_1 + V_2 + V_3)$$

Summing Amplifier. (Inverting).

Ques

An inverting summing amplifier.
output $V_0 = -0.1V_1 - 0.2V_2 - 0.4V_3$, if $R_f = 10k$
calculate R_1, R_2, R_3 .

Solⁿ

$$V_0 = -0.1V_1 - 0.2V_2 - 0.4V_3 \quad \text{--- (i)}$$

$$V_0 = -\frac{R_f}{R_1} V_1 - \frac{R_f}{R_2} V_2 - \frac{R_f}{R_3} V_3 \quad \text{--- (ii)}$$

$$\frac{R_f}{R_1} = 0.1$$

$$R_1 = \frac{R_f}{0.1} = \frac{10}{0.1} = 100k\Omega$$

$$R_1 = 100k\Omega$$


$$\frac{R_f}{R_2} = 0.2, \quad R_2 = \frac{10}{0.2} = \frac{100}{2} = 50$$

$$R_2 = 50k\Omega$$

$$\frac{R_f}{R_3} = 0.4, \quad R_3 = \frac{10}{0.4} = \frac{100}{4} = 25$$

$$R_3 = 25k\Omega$$

Ques for the given circuit diagram calculate o/p voltage?



$$I_1 + I_2 + I_3 = 0$$

$$\frac{V_1 - V_m}{R} + \frac{V_2 - V_m}{R} + \frac{V_3 - V_m}{R} = 0$$

$$V_m = \frac{V_1 + V_2 + V_3}{3}$$

By K.C.L :-

$$I_4 + I_5 = 0$$

$$\frac{0 - V_m}{R_1} + \frac{V_o - V_m}{R_f}$$


$$\frac{V_o}{R_f} = V_m \left(\frac{1}{R_1} + \frac{1}{R_f} \right)$$

$$V_o = V_m \left(1 + \frac{R_f}{R_1} \right)$$

$$V_o = \left(1 + \frac{R_f}{R_1} \right) \left(\frac{V_1 + V_2 + V_3}{3} \right)$$

Averaging amp. & Also non-inverting summing Amp.

Ques For the given circuit diagram calculate the current I .



Solⁿ

$$I_1 + I_2 = 0$$

$$\frac{2-0}{1k} + \frac{V_o-0}{2k} = 0$$

$$\frac{V_o}{2} = -2$$

$$\boxed{V_o = -4}$$

$$I_2 = \frac{-4-0}{2k}$$

$$= -2 \text{ mA}$$

(-ve show direcⁿ of flow of current is opposite)

OR

$$I_2 = \frac{0 - (-4)}{2k} = \frac{4}{2} = 2 \text{ mA}$$

$$I_3 = \frac{0 - (-4)}{2} = \frac{4}{2} = 2 \text{ mA}$$


$$\boxed{I_3 = 2 \text{ mA}}$$

$$I + I_2 + I_3 = 0$$

$$I + 2 + 2 = 0$$

$$I = -4 \text{ mA}$$

Ques for the given circuit diagram calculate the current through each and every branch.




By KCL:-

$$I_1 + I_2 + I_3 = 0$$


$$\frac{5 - 0}{2} + \frac{V_0 - 0}{5} + \frac{V_0 - 0}{2k + 3k} = 0$$

Ques Calculate currents from each branch.




Ques 1 For the given circuit diagram calculate the output voltage.

(i)




$V_o = 4 \text{mV}$

(ii)




$V_o = 4 \times 10^{-3}$

Q.2 For the given circuit diagram calculate voltage gain and determine the type of filter.





$$\frac{V_o}{V_{in}} = \frac{(R_1 + j\omega C_1)(R_2 + j\omega C_2)}{j\omega R_1 R_2}$$

Ques 3 For the given op-Amp Network find the current I.



$I = 0.2 \mu\text{A}$






25/Aug/2014

Q.2. Assume OP-AMP to be Ideal, what is the value of current I , through $5k\Omega$ resistor?

Solⁿ



$$I_1 + I_2 = 0$$

$$1mA + \frac{V_o - 0}{2} = 0$$

$$V_o = -2V$$

$$I_2 = \frac{V_o - 0}{2k}$$

$$= \frac{-2}{-2k}$$

$$I_2 = -1mA$$

$$I_3 = \frac{V_o - 0}{2}$$


$$I_3 = -1mA$$

$$I + I_2 + I_3 = 0$$

$$I + 1mA + 1mA = 0$$

$$I = -2mA$$

Q.3



Solⁿ


$$\frac{V_o}{V_{in}} = -\frac{R_f}{R_i}$$

$$V_o = -5 \times -1$$

$$\boxed{V_o = +5V}$$

Q.12

Calculate the value of C if $\omega = 1000 \text{ rad/sec}$
 $R = 100 \text{ k}\Omega$, R_1 is 100Ω and phase shift between
 V_o and V_i is 270°



Solⁿ

$$\boxed{V_m = \frac{V_{in}}{1 + j\omega CR}}$$

$$I_1 + I_2 = 0$$

$$\frac{V_{in} - V_m}{R} + \frac{V_o - V_m}{R_1} = 0$$

$$\cancel{\frac{V_{in}}{R}} = -\cancel{\frac{V_o}{R_1}} + \frac{2V_m}{R_1}$$

$$V_o = 2V_m - V_{in}$$

$$\boxed{V_o = \frac{2V_m}{1 + j\omega CR} - V_{in}}$$

$$\frac{V_o}{V_{in}} = \frac{2}{1+j\omega RC} - 1$$

$$\frac{V_o}{V_{in}} = \frac{1-j\omega RC}{1+j\omega RC}$$

$$= \frac{1+j(-\omega RC)}{1+j\omega RC}$$

$$= \tan^{-1}(-\omega RC) - \tan^{-1}(\omega RC)$$

$$= -\tan^{-1}(\omega RC) - \tan^{-1}(\omega RC)$$

$$= -2\tan^{-1}(\omega RC)$$

$$-2\tan^{-1}(\omega RC) = \cancel{270} - 135$$

$$\tan^{-1}(\omega RC) = -135^\circ$$


$$\omega RC = \tan(-135^\circ)$$

$$1000 \times 10^3 \times C = \tan(-135^\circ)$$

$$C = \frac{\tan(-135^\circ)}{1000 \times 10^3}$$

$$C =$$

Q.15



Solⁿ

By voltage divider Rule -

$$\frac{1 - V_{in}}{1} + \frac{0 - V_{in}}{1} = 0$$

$$1 = +2V_{in}$$

$$V_{in} = \frac{1}{2} = 0.5V$$

$$V_{in} = 0.5V$$

$$I_1 + I_2 = 0$$


$$\frac{1 - 0.5}{1k} + \frac{V_o - 0.5}{2k} = 0$$

$$\frac{V_o - 0.5}{2} = -0.5$$

$$V_o - 0.5 = -1$$

$$V_o = -0.5V$$

Q.27



Solⁿ

$$\therefore V_o = (V_+ - V_-) \left(\frac{R_f}{R} \right)$$

\therefore Amplification factor is same -

$$\frac{R_f}{R_1} = \frac{R_3}{R_2}$$

$$\frac{22}{10} = \frac{R}{15}$$

$$R = \frac{22 \times 15}{10} = \frac{330}{10}$$


$$\boxed{R = 33 \text{ K}}$$

Q.35 Which of the following pair is/are correctly matched?

Waveform	Circuitry and input signal
1. Triangular wave 2. Impulsive wave 3. Saw tooth wave	Integrating circuit and square wave

(1) 2 and 3 (b) 1 and 2 ✓ (c) 1 alone (d) 1 and 3

Q.38 The output V_o of the ideal OP Amp circuit shown in the figure is -



$$\frac{1 - V_{a1}}{1} + \frac{0 - V_{a1}}{1} = 0$$

$$+ 2V_{a1} = 1$$


$$V_{a1} = \frac{1}{2} = 0.5$$

$$\boxed{V_{a1} = 0.5V}$$

By K.C.L -

$$I_1 + I_2 = 0$$

Q. 90



Solⁿ

$$f_c = 2 \text{ kHz}, \quad A = 1.5$$

$$\omega_c = \frac{1}{RC}$$

$$2\pi f_c = \frac{1}{RC}$$

$$f_c = \frac{1}{2\pi RC}$$

$$= \frac{1}{2\pi R_2 C}$$

$$R_2 = \frac{1}{2\pi \times 2 \text{ K} \times 0.047 \mu\text{F}}$$

$$= \frac{1}{2\pi \times 2 \times 0.047 \times 10^{-3}}$$

$$= \frac{10^6}{4\pi \times 0.094} = \frac{10^6}{4 \times 3.14 \times 0.094}$$

$$= \frac{1}{4\pi \times 10^3 \times 0.094 \times 10^{-3} \times 10^{-6}}$$

$$= \frac{10^6}{4\pi \times 0.094} = \boxed{1.7 \text{ K}} \quad R_2$$

$$\text{D.C. gain} = \left(1 + \frac{R_f}{R_i}\right)$$

$$1.5 = 1 + \frac{R_f}{R_i}$$


$$\frac{R_f}{R_i} = 0.5$$

$$R_1 = \frac{R_c}{0.5} = 2R_f$$

$$R_1 = 2 \times 15$$

$$R_1 = 30 \text{ k}\Omega$$

Q.91



Solⁿ

$$V_{a1} = \frac{V_2 R_2}{R_1 + R_2}$$

By K.C.L.

$$I_1 + I_2 = 0$$

$$\frac{V_1 - V_{a1}}{R} + \frac{V_0 - V_{a1}}{R} = 0$$

$$V_0 = 2V_{a1} - V_1$$

$$V_0 = \frac{2V_2 R_2}{R_1 + R_2} - V_1$$

∴ in question -

$$V_0 = -V_1 + \frac{V_2}{2}$$


So arranging in given form -

$$V_0 = -V_1 + V_2 \left(\frac{2R_2}{R_2 + R_1} \right)$$

$$\cancel{-V_1} + \frac{V_2}{2} = \cancel{-V_1} + V_2 \frac{2}{\left(1 + \frac{R_1}{R_2}\right)}$$

So $\boxed{\frac{R_1}{R_2} = 3}$ Ans

Q18



- (a) Subtractor (b) Buffer Amp. (c) Adder ✓
 (d) divider

Solⁿ

$$I_1 + I_2 = 0$$

$$\frac{V_1 - 0}{R} + \frac{V_0 - 0}{R}$$

$$\boxed{V_0 = -V_1}$$


$$I_3 + I_4 = 0$$

$$\frac{-V_1 + V_2}{R} + \frac{V_0 - V_2}{R} = 0$$

$$V_o = V_1 + 2V_2$$

So it is adder.

Q.95



Inverting Summing Amp.

$$\begin{aligned}
 \text{So } V_o &= -\frac{R_f}{R_i} (V_1 + V_2 + V_3) \\
 &= -\frac{R}{3R} (V_a + V_b + V_c)
 \end{aligned}$$

$$V_o = -\frac{1}{3} (V_a + V_b + V_c)$$

By KCL:-

$$\frac{-\frac{1}{3} [V_a + V_b + V_c] - 0}{R} + \frac{V_o - 0}{R} = 0$$

$$V_o = \frac{1}{3} [V_a + V_b + V_c]$$