

Q. 96

e

Sol<sup>n</sup>

By K.C.L. -

$$I_1 + I_2 + I_3 + I_4 = 0$$

$$\frac{V_a - V_{a1}}{3R} + \frac{V_b - V_{a1}}{R} + \frac{V_c - V_{a1}}{R} + \frac{0 - V_{a1}}{R} = 0$$

$$V_a - V_{a1} + V_b - V_{a1} + V_c - V_{a1} - V_{a1} = 0$$

$$4V_{a1} = V_a + V_b + V_c$$

$$V_{a1} = \frac{1}{4} [V_a + V_b + V_c]$$

$$\frac{V_{01} - V_{a1}}{R} + \frac{V_b - V_{a1}}{3R} = 0$$

~~$$\frac{1}{3} [V_a + V_b + V_c] - \frac{1}{4} [V_a + V_b + V_c] + \frac{V_{02} - \frac{1}{3} [V_a + V_b + V_c]}{3R} = 0$$~~

~~$$\frac{V_{02}}{3} = [V_a + V_b + V_c] \left( \frac{1}{3} - \frac{1}{4} \right) + \frac{1}{9} [V_a + V_b + V_c]$$~~

~~$$V_{02} = \frac{1}{12} [V_a + V_b + V_c] + \frac{1}{9} [V_a + V_b + V_c]$$~~


$$\frac{V_{02}}{3} = \frac{4V_{a1} - V_{01}}{3}$$

$$\frac{V_{02}}{3} = \frac{4V_{a1} - V_{01}}{3}$$

$$V_{O2} = \frac{4}{4} \frac{(V_a + V_b + V_c)}{4} = \frac{3}{3} (V_a + V_b + V_c)$$


$$V_{O2} = 0$$

Q.49 The o/p of the circuit on the right will be



- (a) 1V ✓ (b) 11V (c) -10V (d) 0V


Sol<sup>n</sup>



∴ it is voltage follower


So  $V_o = 1V$

Q.54



Since it is inverting amp.  
 So it is invert in input so option (d)  
 is correct.


Q50



∴ there is no negative feedback so  
 virtual short concept are not considered.  
 So voltage is at A = 1V.

JEST

Q. Calculate the voltage gain -



Sol<sup>n</sup>

$$I_1 = I_2$$

$$\frac{v_{o1} - v_2}{R} = \frac{v_2 - v_1}{R}$$

$$V_{o2} = 2V_2 - V_1$$

$$I_2 = I_3$$

$$\frac{V_2 - V_1}{R} = \frac{V_1 - V_{o1}}{R}$$

$$V_{o1} = 2V_1 - V_2$$

∴ Now it is diff. Amp.

$$V_o = (V_{o1} - V_{o2}) \frac{R_6}{R_1}$$

$$V_o = \{(2V_1 - V_2) - (2V_2 - V_1)\} \frac{R_6}{R_1}$$

$$= \{3V_1 - 3V_2\} \frac{R_6}{R_1}$$


$$= 3(V_1 - V_2) \frac{R_6}{R_1}$$

$$\frac{V_o}{(V_1 - V_2)} = 3 \frac{R_6}{R_1}$$

$$\frac{V_o}{(V_1 - V_2)} = 3$$

$$\left. \begin{array}{l} \because R_6 = R \\ R = R \end{array} \right\}$$

OR




$$\left(1 + \frac{2R_f}{R}\right) \left(\frac{R_f}{R_i}\right)$$

$$\because R_f = R$$


$$\text{So } (1+2) \cdot 1 = 3 \text{ Ans}$$

Q.57



Q.58

Ques For the given circuit diagram calculate o/p voltage  $V_o$ .



$$I_1 = I_2$$

$$\frac{V_i - 0}{R} = I_0 e^{V/nV_T}$$

$$\left. \begin{aligned} I_D = I_0 e^{V/nV_T} \end{aligned} \right\}$$

$$\frac{V_i}{R} = I_0 e^{V/nV_T}$$

$$\left. \begin{aligned} \because \text{ here } V = 0 - V_o \\ \Rightarrow -V_o \end{aligned} \right\}$$

$$\frac{V_i}{R} = I_0 e^{-V_o/nV_T}$$


$$\frac{V_i}{I_0 R} = e^{-V_o/nV_T}$$

$$\ln \frac{V_i}{I_0 R} = \frac{-V_o}{nV_T}$$

$$\Rightarrow \boxed{V_o = -nV_T \ln \frac{V_i}{I_0 R}}$$

So it is logarithmic Amplifier.

Q. Calculate  $V_o$  ?



sol<sup>n</sup>

$$I_1 + I_2 = 0$$

$$I_0 e^{V_i / n V_T} + \frac{V_o - 0}{R} = 0$$

$$I_0 e^{V_i / n V_T} = -\frac{V_o}{R}$$


$$V_o = -I_0 R e^{V_i / n V_T}$$

$$\because V = V_i - 0 = V_i$$

$$\text{So } V_o = -I_0 R e^{V_i / n V_T}$$

So it is exponential Amplifier or Antilogarithmic amplifier.

Q. For the given circuit diagram determine current  $I_L$  in terms of  $V_i$ .



$$I_L = \frac{V_{an} - 0}{R_1} = \frac{V_{an}}{R_L}$$

By K.C.L -

$$\Rightarrow \frac{V_i - V_{an}}{R} + \frac{V_o - V_{an}}{R} = \frac{V_{an}}{R_L}$$

$$\Rightarrow \frac{V_i}{R} - \frac{V_{an}}{R} + \frac{V_o}{R} - \frac{V_{an}}{R} = \frac{V_{an}}{R_L}$$

$$\frac{V_i}{R} + \frac{V_o}{R} = \frac{V_{an}}{R_L} + \frac{2V_{an}}{R}$$

$$\frac{V_i + V_o}{R} = V_{an} \left( \frac{1}{R_L} + \frac{2}{R} \right)$$

$$V_i + V_o = V_{an} \left[ \frac{R}{R_L} + 2 \right] \quad \text{--- (I)}$$

Again By K.C.I :-

$$I_3 + I_4 = 0$$

$$\frac{0 - V_{an}}{R} + \frac{V_o - V_{an}}{R} = 0$$

$$\boxed{V_o = 2V_{an}} \quad \text{--- (II)}$$

from (I)

$$V_i + 2V_{an} = V_{an} \left[ \frac{R}{R_L} + 2 \right]$$

$$V_i + \cancel{2V_{an}} = \frac{RV_{an}}{R_L} + \cancel{2V_{an}}$$

$$\boxed{V_{an} = V_i \cdot \frac{R_L}{R}} \quad \text{--- (3)}$$




$$\text{So } I_L = \frac{V_{a1}}{R_L}$$

$$= V_i \cdot \frac{R_L}{\frac{R}{R_L}}$$

$$I_L = \frac{V_i}{R}$$

Q. Calculate  $I_L$  in terms of  $V_i$  ?



Sol<sup>n</sup>

$$I_1 + I_2 = I_L$$

$$\frac{0 - V_{a1}}{R} + \frac{V_o - V_{a1}}{R} = \frac{V_{a1} - 0}{R_L}$$

$$-\frac{V_{a1}}{R} + \frac{V_o}{R} - \frac{V_{a1}}{R} = \frac{V_{a1}}{R_L}$$

$$\frac{V_o}{R} = \frac{V_{a1}}{R_L} + \frac{2V_{a1}}{R}$$

$$\frac{V_o}{R} = V_{a1} \left[ \frac{1}{R_L} + \frac{2}{R} \right]$$

$$V_o = V_{a1} \left[ \frac{R}{R_L} + 2 \right]$$

$$I_3 + I_9 = 0$$

$$\frac{V_i - V_{in}}{R} + \frac{V_o - V_{in}}{R} = 0$$

$$V_i = 2V_{in} - V_o \quad \text{--- (1)}$$

$$V_i = 2V_{in} - \left[ V_{in} \frac{R}{R_L} + 2V_{in} \right]$$


$$V_i = -V_{in} \frac{R}{R_L}$$

$$V_{in} = -V_i \frac{R_L}{R}$$

$$I_L = \frac{V_{in} - 0}{R_L} = \frac{-V_i R_L / R}{R_L}$$

$$I_L = \frac{-V_i}{R} \quad \text{Ans}$$

\* Note :-



$$V_s - \beta A V_i = V_i$$

$$V_s = V_i + \beta A V_i$$

$$V_s = V_i [1 + A\beta]$$

$$V_i = \left( \frac{V_s}{1 + A\beta} \right)$$

$$V_o = A \frac{V_s}{1 + A\beta}$$

$$\boxed{\frac{V_o}{V_s} = \frac{A}{1 + A\beta}}$$




Memorise

\*<sub>20</sub> Negative feedback is used to decrease the gain or provide gain in the controlled manner, the controlling parameter is  $(1 + A\beta)$ .

Where  $\beta =$  Feedback factor.

(2)



$$\boxed{\frac{V_o}{V_{in}} = 1 + \frac{R_f}{R_1}}$$

for  $A_{OL} = \infty$

$$\boxed{\frac{V_o}{V_{in}} = -\frac{R_f}{R_1}} \quad \text{For } [A_{OL} = \infty]$$

If gain is not infinity -

$$A_{OL} \neq \infty$$


$$\frac{V_o}{V_{in}} = 1 + \frac{R_6}{R_1}, \quad \frac{V_o}{V_{in}} = -\frac{R_6}{R_1}$$

$$\boxed{\frac{V_o}{V_{in}} = 1 + \left(1 + \frac{R_6}{R_1}\right) / A_{OL}}$$

$$\boxed{\frac{V_o}{V_{in}} = -1 + \left(1 + \frac{R_6}{R_1}\right) / A_{OL}}$$

Ques For the given circuit diagram calculate the closed loop voltage gain if open loop gain  $A_{OL} = 50$

sol<sup>n</sup>



$\therefore A_{OL} = 50$


$$\frac{V_o}{V_{in}} = \frac{-R_6}{1 + \left(1 + \frac{R_6}{R_1}\right) / 50}$$

$$\frac{V_o}{V_{in}} = \frac{-10}{1 + \frac{11}{50}} = \frac{-500}{61}$$

$$\boxed{\frac{V_o}{V_{in}} = -8.196} \quad \underline{\text{Ans}}$$

## \* Positive Feedback Op-Amp Amplifier:-

The basic circuit diagram is used for positive feedback is Schmitt trigger. It is a square wave generator also called as regenerative comparator. The basic operation of positive feedback is similar to open loop condition.



$$I_1 + I_2 = 0$$

$$0 = \frac{-V_2}{R_1} + \frac{V_o - V_2}{R_2} = 0$$

$$\frac{-V_2}{R_1} - \frac{V_2}{R_2} = -\frac{V_o}{R_2}$$

$$\text{So } \frac{V_o}{R_2} = V_2 \left( \frac{1}{R_1} + \frac{1}{R_2} \right)$$

$$\Rightarrow \frac{V_2}{R_2} = \frac{R_1 R_2 V_o}{(R_1 + R_2)}$$

$$\frac{V_o}{R_2} = \frac{(R_2 + R_1)}{R_2 R_1} V_2$$

$$V_2 = \frac{V_o R_1}{(R_1 + R_2)}$$

Case I :-  $V_2 > V_i \Rightarrow V_o = +V_{sat}$


So  $V_2 = \frac{+V_{sat} \cdot R_1}{R_1 + R_2} = V_{UT} = \text{Upper Threshold Voltage.}$

Case II :-  $V_2 < V_i \Rightarrow V_o = -V_{sat}$

$\Rightarrow V_2 = \frac{-V_{sat} \cdot R_1}{R_1 + R_2} = V_{LT}$


Here  $\beta = \frac{R_1}{R_1 + R_2} = \text{feedback factor.}$

Q.5 Feedback factor ( $\beta$ ) of circuit is -



- (a) 0.33      (b) 0.67      (c) Data is insufficient  
 (d) 0.03.

Q. For the given circuit diagram calculate overall input resistance and overall output resistance with feedback shown in figure.



$$A_{OL} = 10^6$$

$$R_{in} = 10 \text{ k}\Omega$$

$$R_o = 2 \text{ k}\Omega$$

$$R_{in}' = ?$$

$$R_o' = ?$$

$$\beta = \frac{R_1}{R_1 + R_2}$$

$$= \frac{2 \text{ k}}{2 \text{ k} + 3 \text{ k}} = \frac{2 \text{ k}}{5 \text{ k}} = 0.4$$

$$\boxed{\beta = 0.4}$$

$$R_{in}' = R_{in} (1 + A\beta) \quad \left. \begin{array}{l} \text{because} \\ R_{in}' \rightarrow \infty \end{array} \right\}$$

$$R_o' = \frac{R_o}{(1 + A\beta)} \quad \left. \begin{array}{l} \because R_o' \rightarrow 0 \\ \text{for op-amp} \end{array} \right\}$$


$$\text{So } R_{in}' = 10 \text{ k} [1 + 10^6 \times 0.4] = 10 + 10^6 \times \frac{10^3 \times 2}{5}$$

$$= (10 + 4 \times 10^6) =$$

$$R_o' = \frac{2 \text{ k}}{1 + 10^6 \times 0.4} = \frac{2}{1 + 10^6 \times 2/5}$$



\*



$$V_2 = \frac{V_o R_1}{R_1 + R_2}$$


$$V_2 \geq V_{in} \quad V_o = +V_{sat}$$

$$\text{So } V_2 = \frac{+V_{sat} R_1}{R_1 + R_2} = V_{UT}$$

$$\text{When } V_2 < V_{in} \quad V_o = -V_{sat}$$

$$V_2 = \frac{-V_{sat} R_1}{R_1 + R_2} = V_{LT}$$


\* Transfer characteristics of feedback Op-Amp:-



$$V_H = V_{UT} - V_{LT}$$

$V_H$  = Hysteresis Voltage

Que for the given circuit diagram draw the transfer characteristic and hence calculate Hysteresis voltage.



Sol<sup>n</sup>

$$V_2 = \frac{V_o R_1}{R_1 + R_2} \quad \left\{ \begin{array}{l} \text{consider } R_1 \text{ which is} \\ \text{nearest to ground} \end{array} \right.$$

$$= \frac{V_o \cdot 1k}{1k + 2k}$$

$$V_2 = \frac{V_o}{3}$$

$$V_{UT} = V_2 = \frac{+V_{sat}}{3} = \frac{+15}{3} = +5V$$

$$V_{LT} = V_2 = \frac{-V_{sat}}{3} = \frac{-15}{3} = -5V$$

$$V_H = 5 - (-5) = 10V$$

$$V_H = 10V$$





Fig. 20

Q.1



Sol<sup>n</sup>

$$I_1 + I_2 = 0$$

$$\frac{1 - V_2}{5k} + \frac{V_0 - V_2}{95k} = 0$$

$$\frac{1}{5} + \frac{V_0}{95} = \frac{19}{5k} + \frac{V_2}{95k}$$

$$1 - V_2 + \frac{V_0}{19} - \frac{V_2}{19} = 0$$

$$\frac{20V_2}{19} = \frac{V_0 + 19}{19}$$

$$V_2 = \frac{V_o - 19}{20}$$

$$V_{UT} = \frac{10 + 19}{20} = \frac{29}{20}$$


$$V_{LT} = \frac{-10 + 19}{20} = \frac{9}{20}$$

$$V_H = V_{UT} - V_{LT} = \frac{29}{20} - \frac{9}{20}$$

$$= \frac{20}{20} = 1$$

$$V_H = 1V$$

Ques for the given circuit diagram calculate hysteresis voltage



Sol<sup>n</sup>

$$V_2 = \frac{V_o R_1}{R_1 + R_2}$$


$$V_2 = \frac{V_o 1k}{1k + R_2} \quad \text{--- (1)}$$

$$V_2 = \frac{V_o \cdot R_1}{R_1 + R_2}$$

When  $V_2 > V_{in}$   $V_o = +V_{sat} = +15$

$$V_2 = \frac{15}{3} = +5V$$

$$V_2 = +5V$$



When  $V_2 < V_{in}$   $V_o = -V_{sat} = -15$


$$V_2 \cdot V_{UT} = \frac{-15 \cdot R_1}{R_1 + R_2}$$

$$V_{UT} = \frac{-15 \cdot 1K}{1K + R_2}$$


$$V_{LT} = \frac{-15K}{9K} = 0.75$$

$$V_H = 0.75$$

Q. Calculate output voltage  $V_o = ?$





(ii)




Q.2 Calculate the current through each and every branch

Q.2 For the given circuit diagram determine the output voltage?









## \* Characteristic parameters of Op-Amp :-

- (i) Open loop voltage gain  $A_{OL} = \infty$
- (ii) Input resistance  $R_i = \infty$
- (iii) Output resistance  $R_o = 0$
- (iv) Slew Rate (SR) :-

$$SR = \frac{dV_o}{dt}$$

Rate of change of output voltage with respect to time is called as "Slew Rate".

$$SR = \left. \frac{dV_o}{dt} \right|_{\max} \quad \left\{ \begin{array}{l} \text{ideally} \\ V_o = \infty \end{array} \right\}$$


S.I. Unit -

$$\text{Volt / sec}$$

Standard Unit :-

$$\text{Volt / } \mu\text{s}$$

(v) Output Offset Voltage :-  $\{V_{oo}\}$



Whenever both the inputs are grounded, some output voltage is available at

The output that is called Output offset voltage.  
Ideal value of Output offset voltage is zero.

(vi) Input offset voltage:  $\{V_{io}\}$  :-  
To reduced the effect of output offset voltage the voltage used at the input is called as Input offset voltage.

(vii) CMRR (Common Mode Rejection Ratio) :-

$$\boxed{CMRR = \frac{A_d}{A_c}}$$

$A_d$  = differential gain  
 $A_c$  = common gain or Noise gain.

Ideal value of CMRR =  $\infty$

Noise is same for -ve or +ve terminal of op-amp.

It is used to reject the effect of noise.

It is defined as noise rejecting ability of the system.

OR

The ratio of the differential gain  $A_d$  and  $A_c$  common mode gain.

$$\boxed{(CMRR)_{dB} = 20 \log \frac{A_d}{A_c}}$$

Ques A voltage follower circuit having input voltage  $V_{in} = V_m \sin \omega t$ . Calculate the maximum frequency at which slew rate becomes maximum.

Soln.

$$\therefore SR = \left. \frac{dV_o}{dt} \right|_{\max}$$

$$V_i = V_o = V_m \sin \omega t$$

$$= \left. \frac{d V_m \sin \omega t}{dt} \right|_{\max}$$

$$S.R. = V_m \cos \omega t \omega \Big|_{\max}$$

$$\text{At maximum } \cos \omega t = 1$$

$$S.R. = V_m \omega$$

$$\boxed{\omega_{\max} = \frac{S.R.}{V_m}}$$

$$\therefore SR \Big|_{\max} = \omega_{\max}$$

$$\boxed{\omega_{\max} = \frac{S.R.}{2\pi V_m} \text{ Hz}}$$

# { P-N Junction Theory }

\* Crystal Structure of p-type and n-type semi-conductor :-

Intrinsic pure ( $\sigma \downarrow \downarrow$ )


to increase  $\sigma$  doping performed

n-type  
intrinsic +  
pentavalent  
impurity  
 $5 + 4$   
 $0 + 1$


p-type  
intrinsic + trivalent  
 $4 + 3$   
 $7 + -$   
Positive type  
Semiconductor.

Negative type  
Semiconductor

N-type Semiconductor :-




## P-type Semiconductor :-




Whenever a proper covalent bonding take place between a p-type and n-type semiconductor the resultant crystal is called as p-n junction diode.


"In an intrinsic semiconductor from one side p-type substance and another side n-type substance is diffuse the point at which they will meet will form a junction is called as p-n junction."



charge density

Electric field





Once a p-n junction is formed initial diffusion takes place from one region to another region. After certain amount of diffusion a potential is created which opposes the further flow of charge carriers, hence called as barrier potential, or contact potential or built-in potential separated by (16).


The region in which potential barrier is created there is no free charge carriers hence called as depletion region. The value of contact potential can never be measured by ordinary voltmeter.

\* Biasing :-

For the practical application of diode certain voltages are applied at both ends is called as "biasing".

Forward Biasing :-


Under forward bias condition the width of the depletion region decreases as applied voltage increases.



Under forward bias condition as the forward voltage increases the current across the diode increases exponentially.

The direction of current under forward condition will be along the p to n type.

The minimum voltage after which the current increases to the large amount is called as cut in voltage or threshold voltage.



Under forward bias condition a capacitor is exist called as diffusion capacitor. Capacitance approx to negligible because depletion layer is very thin.

\* DC Resistance & the Resistance under forward Bias Condition :-


For linear

characteristics  $V \propto I$

for both  $V = RI$

$\frac{V}{I}$  &  $\frac{dV}{dI}$  is same.  $\frac{V}{I} = R$


$$\frac{d(V_2 - V_1)}{d(I_2 - I_1)} = \frac{dV}{dI} = R$$



In straight line graph.

> This selection gives value as  $\frac{V}{I}$

⇒ For any circuit at a fixed voltage the circuit is operating at a fixed current that voltage & current will give the operating point of circuit.




dc - means point analysis.



AC! - When our curve is non linear -

The AC analysis define about neighbourhood point.



AC Resistance :-

$$I = I_0 e^{v/\eta V_T}$$

$$I = I_0 \left[ e^{v/\eta V_T} - 1 \right] \approx I_0 e^{v/\eta V_T} - I_0$$

Very small so it is neglected.

So  $I = I_0 e^{v/\eta V_T}$

$\eta$  = recombination factor.

If  $\eta$  (increase  $\uparrow$ )  $\rightarrow$  width of depletion layer also increases.

$$R_{ac} = \frac{dV}{dI} = \frac{1}{dI/dV}$$

$$\frac{I_2 - I_1}{V_2 - V_1} = \text{slope}$$

$$\downarrow$$

$$\frac{dI}{dV}$$

$$R_{ac} = \frac{1}{\text{slope}}$$

$$R_{ac} = \frac{1}{d(I_0 e^{-v/\eta V_T})/dV}$$



$$\frac{d I_0 e^{V/nV_T}}{dV} = \frac{I_0 e^{V/nV_T}}{nV_T}$$

So  $R_{ac} = \frac{nV_T}{I_0 e^{V/nV_T}}$


$$R_{ac} = \frac{nV_T}{I}$$

$I$  = Forward Current  
 $V_T$  = Thermal Voltage.  
 $n$  = Recombination factor

\* Equivalent Symbol of representation of pn-junction diode under forward bias condition:-




\* Reverse Biasing:-





⇒ Under reverse bias condition the width of depletion layer increases.


⇒ Under reverse bias condition minority carriers crosses the junction hence the current is becoz of minority carriers is very less (negligible  $\approx 0$ )



⇒ Under reverse bias condition a capacitance exist called transition capacitance  $C_T$ .




\* Equivalent Representation of Reverse bias:-




\* Ideal Case :-

for the given circuit diagram calculate current I and o/p voltage V<sub>o</sub> and hence calculate dynamic resistance.



Equivalent symbol :-



$$-90 + V_o = 0$$

$$V_o = 90V$$

$$I = \frac{V}{R} = \frac{90}{10} = 9 \text{ mA}$$

OR

$$-90 + I \cdot 10k = 0$$


$$I = \frac{90}{10} = 9 \text{ mA}$$

Dynamic Resistance :-


$$R_{ac} = \frac{nV_T}{I} = \frac{1 \times 26 \text{ mV}}{9 \text{ mA}}$$

$$R_{ac} = 6.5 \Omega$$

Q. for the given circuit diagram determine o/p voltage and current across circuit.



Equivalent circuit :-



$$-40 + V_0 = 0$$

$$V_0 = -40$$


Current :-

$$-40 + I \times 10 = 0$$

$$I \cdot 10 = 40$$


$$I = 4 \text{ mA}$$

Q. For the given circuit diagram identify which of the diodes are under forward bias condition?




	$D_1$	$D_2$	$D_3$
(a)	on	off	off
(b)	on	on	off
(c)	off	on	off
(d)	off	on	on

Q. For the given circuit diagram determine the current  $I_1$  and  $I_2$ .



$I_1 = 0$  (Because of reverse bias)




$$-90 + 20I_2 = 0$$

$$I_2 = 2\text{mA}$$

$$V_2 = \frac{90 \times 10}{20} = 20\text{V}$$


$$V_1 = \frac{90 \times 10}{20} = 20\text{V}$$

Q. For the given circuit diagram determine  $I_1$  and  $I_2$



$\therefore D_2$  is Reverse

$$I_1 = 0$$




$$I = \frac{V}{R} = \frac{10}{10}$$

$$I = 1 \text{ mA}$$


Ques

for the given circuit diagram calculate  $I_1, I_2$ ?  
Hence identify which of the diodes are under forward bias!

Soln



$\therefore D_1$  is reverse bias so  $I_1 = 0$




$$-5 + I \times 10 - 5 = 0$$

$$10I = 10$$

$$I = 1 \text{ mA}$$

$8 \times 1 \longrightarrow 4 \times 1$



$$\overline{XC} \overline{AB} = \overline{XC} + \overline{AB}$$

$$= \overline{XC} + AB$$

$$= C(A\overline{B} + \overline{A}B) + AB$$

$$= A\overline{B}C + \overline{A}BC + AB$$

$$= A\overline{B}C + B(\overline{A}C + A)$$

$$= A\overline{B}C + (A+C)B$$

$$= A\overline{B}C + AB + BC$$


$$= A(B + \overline{B}C) + BC$$

$$= A(B+C) + BC$$



$$= AB + AC + BC$$



Q. For the given circuit diagram calculate  $I$  and  $V_o$ .



0.17





$$10I - 5 = 0$$

$$V_o = 0$$

becoz  $V_o$  is connected to ground

$$I = 0.5 \text{ mA}$$

Q. For the given circuit diagram assume all the diodes are forward biased, each diode having a current of  $0.5 \text{ mA}$ . Calculate the value of  $R_1, R_2, R_3$ .



$$\therefore I = \frac{V_1 - V_0}{R}$$


$$\Rightarrow R = \frac{V_1 - V_0}{I} = \frac{10 - 6}{0.5}$$

$$R_1 = \frac{4}{0.5}$$


$$R_2 =$$

## \* Practical Diodes :-

Q. For the given circuit diagram determine output voltage and current across the circuit.



Sol<sup>n</sup>



$$\Rightarrow -10 + 0.3 + V_0 = 0$$


$$\boxed{V_0 = 9.7V}$$


$$\Rightarrow -10 + 0.3 + I \times 10k = 0$$

$$\Rightarrow I = \frac{9.7}{10k} = 0.77mA$$

$$\Rightarrow \boxed{I = 0.77mA}$$

Q. Calculate output voltage and current -





$$-10 + 0.3 + 0.7 + V_o = 0$$


$$V_o = 9V$$

$$-10 + 0.3 + 0.7 + I \times 10 = 0$$

$$I = \frac{9}{10}$$


$$I = 0.9 \text{ mA}$$

Q. Calculate output voltage and current -



When two diodes are in parallel the diode which is having lesser cut in voltage will replace the diode of higher cut in voltage.

So equivalent circuit diagram



$$-10 + 0.3 + V_0 = 0$$

$$V_0 = 9.7V$$

$$-10 + 0.3 + 10I = 0$$



$$10I = 9.7$$

$$I = \frac{9.7}{10}$$

$$I = 0.97 \text{ mA}$$

Ques for the given circuit diagram calculate the value of  $R_1, R_2, R_3$  assume each diode is having a voltage drop of 0.6V and current across each diode is 0.5mA.

Sol<sup>n</sup>



$$\Rightarrow -6 + 0.6 + V_1 = 0$$

$$\boxed{V_1 = 5.4 \text{ V}}$$

$$\Rightarrow 0 + 0.6 + V_2 = 0$$

$$\boxed{V_2 = 0.6 \text{ V}}$$

$$\Rightarrow R_1 = \frac{9.9 - 5.9}{0.5 \text{ mA}} = \frac{4}{0.5}$$

$$\boxed{R_1 = 8 \text{ k}}$$


$$\Rightarrow R_2 = \frac{5.9 - (-0.6)}{1 \text{ mA}} = \frac{6}{1}$$

$$\boxed{R_2 = 6 \text{ k}}$$


$$\Rightarrow R_3 = \frac{-0.6 - (-5)}{1.5} = \frac{4.4}{1.5}$$

$$\boxed{R_3 = 2.93 \text{ k}}$$

Q. for the given circuit diagram calculate current across each diode.



Q.15



$$I_D = \begin{cases} V_D^2 + 2V_D & \text{for } V_D > 0 \\ 0 & \text{for } V_D \leq 0 \end{cases}$$

$$-10 + I_D \cdot 1 + V_D = 0$$

$$-10 + V_D^2 + 2V_D + V_D = 0$$

$$V_D^2 + 3V_D - 10 = 0$$

$$u^2 + 3u - 10$$

$$u = \frac{-3 \pm \sqrt{9 - 4 \times 1 \times (-10)}}{2 \times 1}$$

$$= 5, -2$$

$$\boxed{V_D = 5V}$$

## \* Wave Shaping Circuits :-

wave shaping circuits are classified as -

1. Clippers

2.

3.

1. Clipper :-

These are used to cut the certain portion of waveform. Hence called as slicers or chopper or clipper.

If positive waveform is clipped so called as positive clipper. If negative portion is clipped then it is called negative clipper.

If both operation is performed then it is called as double clipper.

The basic circuit elements are resistor, diode.

2. Clamper :-

These are used to shift the waveform either towards positive or negative.

If shift is towards +ve side called as positive clamper. otherwise negative clamper.


→ Basic circuit elements are capacitor, diode. In the clamper circuit addition of dc takes place hence, shift occurs.



3 Rectifiers :-  
 Rectifiers are used to convert A.C. signal into d.c. pulse like d.c. or pulsating d.c. signal.

1. Clippers :-  
 Clippers are classified as ~~series~~ Series Clippers and Shunt Clippers.

- 1 Series Clippers
- 2 Shunt Clippers




Series Clipper  
 (Diode and o/p in series)


Shunt Clipper  
 (Diode and o/p in parallel)

if o/p is taken in series of the diode then it is called as series clipper. if o/p is taken in parallel of the diode then it is called as shunt. Shunt clipper is more preferred over series clipper because chances of damage of diode is very less.


Ques For the given circuit diagram draw the output waveform.




Ques Draw the output waveform?




Q. Draw the o/p waveform.






Q. Draw the output waveform.





$$V_i > 3 \text{ (3.1 to 10) D.R.B}$$

$$V_i < 3 \text{ (2.9 to -10) D.F.B}$$




Q. Draw the o/p waveform.



$$V_i > -3 \text{ (2.9 to 10) FB}$$

$$V_i < -3 \text{ (3.1 to -10) R.B}$$


Q. Draw the output waveform.





$$V_i \geq -3 \quad (-2.9 \text{ to } 10)$$

$$V_i < -3 \quad (3.1 \text{ to } 10)$$

Q. Draw the output waveform.









Q. For the given circuit

Up Counter



Mod - 10 Ans


Ques for the given circuit diagram identify the Mod?



$Q_3$	$Q_2$	$Q_1$
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

This is up counter  
Mod-3 up counter.

Q. Design a Mod-5 down counter?




$Q_3$	$Q_2$	$Q_1$	$Pr$
0	0	0	X
0	0	1	X
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

$Q_3$	$Q_2$	$Q_1$	$Q_0$
X	X	0	1
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1

$Pr = \overline{Q_3} Q_1$

down counter

Ques Identify the Mod of given circuit diagram?



$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1


This is down Counter

Ans: Mod 5 down Counter

Down Counter

1	0	0	0
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

Ques Identify the Mod of the given circuit diagram?



$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

This is down counter

Ans: Mod-10 down Counter.

down Counter


1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1



$V_i > 5$  (5.1 to 10)  $D_1$  FB,  $D_2$  RB

$V_i < 2$  (1.9 to -10)  $D_1$  RB,  $D_2$  FB

$2 < V_i < 5 =$





o/p.

Q. for the given circuit diagram draw the o/p.


$V_i > 5 \rightarrow D_1$  FB,  $D_2$  RB

$V_i < -5 \rightarrow D_1$  RB,  $D_2$  FB  $10 \sin t$

$-5 < V_i < +5 \rightarrow D_1$  RB,  $D_2$  RB




Q. Draw the o/p waveform?




$V_i > 5 \rightarrow D_1$  FB,  $D_2$  RB

$V_i < -2 \rightarrow D_1$  RB,  $D_2$  FB


$-2 < V_i < 5 \rightarrow D_1$  &  $D_2$  RB





Q. Draw the output waveform ?



$V_i > 5 \rightarrow D_1 \text{ FB, } D_2 \text{ RB}$   
 $V_i < 0 \rightarrow D_1 \text{ RB, } D_2 \text{ FB}$   
 $0 < V_i < 5 \rightarrow D_1 \text{ RB, } D_2 \text{ RB}$




Q. For the given circuit diagram draw the o/p waveform.




$V_i > 0 \text{ FB}$   
 $V_i < 0$

Q. Draw the o/p waveform ?




$V_i > 0$  DFB  
 $V_i < 0$  -v RB




O/P.

Q. Draw the o/p waveform ?




$V_i < 3 \rightarrow$  RB o/p voltage?  
 $-10 + 3 + V_o = 0$   
 $V_i > 3 \rightarrow$  F.B

$$V_o = 7$$




O/P waveform

Q. Draw the o/p waveform ?




$V_i < 7 \rightarrow$  R.B  
 $V_i > 7 \rightarrow$  F.B.

Ques Draw the output waveform ?



\* Clamper :-

These are used to shift the level of the waveform by providing certain d.c. amount. The basic circuit elements are capacitor and diodes.



input

by KVL :-

$$-V + V_c + V_o = 0$$

$$V_o = V - V_c$$

Case I :-

$$V = V_m$$


$$V_o = 0$$

Case II :-

$$V = -V_m$$


$$V_o = -2V_m$$

Q of  $V_o$   
 $Q = CV$   
 $\therefore V_c = V_m$




o/p. wavefor


Q. For the given circuit diagram draw the o/p waveform.




Q. For the given circuit diagram draw the o/p waveform.



Q. Draw the o/p waveform



Q. Draw the o/p waveform



# Zener Diode

Specially fabricated diode (only fabricated <sup>with</sup> 'Si')  
 the doping level of zener diode is very high  
 as compared to ordinary diode.

Under forward bias condition it behaves as ordinary diode.

"The main application of zener diode is to operate under reverse bias condition."

\* The application of zener diode is ~~to operate~~


- (i) Voltage Regulator
- (ii) Voltage Reference.

Note :- Si Ge  
 Conductivity :-  $\sigma_{Si} < \sigma_{Ge}$

Leakage Current :-  $I_{0Si} < I_{0Ge}$   
 $\downarrow$   $\downarrow$   
 nAmp. order  $\mu$ Amp. order


So Ge is not preferred over Si

Q. For the given diode circuit, draw the o/p waveform.




Under reverse bias condition before achieving breakdown voltage the current across zener diode is minimum, represented by broken wire.

Once the breakdown voltage achieved or crosses the breakdown voltage zener diode will maintain a constant voltage of breakdown voltage.



### \* Zener Diode as Regulator :-



$$-V_s + I R_L = 0$$

$$\therefore \boxed{V_o = I R_L}$$


$$\text{So } -V_s + V_o = 0$$

$$\boxed{V_o = V_s}$$


The output voltage get ~~flat~~ fluctuates because of variation in supply voltage or variation in load resistance,  $R_L$ .

Equivalent symbol representation of Zener diode :-






To maintain a constant output voltage a zener diode connected parallel with the load show that it maintains a constant output voltage.




Q.  
Sol<sup>n</sup>

For the given circuit diagram calculate output voltage?



Sol<sup>n</sup>


Equivalent circuit diagram



$$+ 0.7 + 7 = V_o$$

$$\boxed{V_o = 7.7}$$

Q. Calculate the output voltage?





$$+7 + 0.7 = V_o$$


$$V_o = 7.7V$$

v.amp  
Q.


Calculate the output voltage?




Q for the given circuit diagram calculate o/p voltage?




Q. For the given circuit diagram draw the output waveforms





Q. Draw the o/p waveform ?





Q. Draw the o/p waveform




Q. Draw the o/p waveform




Q. Draw the o/p waveform





for +ve half cycle Diode is F.B.




for -ve half cycle :-




greater than 5V





Q. Draw the o/p waveform




for +ve




for -ve




Q. Draw the o/p waveform




for +ve




below 3V




above 3V




for -ve




for +ve




Q. Draw the o/p waveform




for +ve





below 5V



above 5V




for -ve half cycle




Pg-18  
Q.96

Two identical Zener diodes are placed back to back in series and are connected to a variable DC power supply. The best representation of the I-V characteristics of the circuit is ?

(C)



Q. For the given circuit diagram shown in figure a Zener diode having a breakdown voltage of 7V connected parallel across load. If variation in the supply is 20 to 30V Calculate the maximum and minimum load current so that a knee current across the Zener diode is 5mA.



$$I = I_Z + I_L$$

$$I_L = I - I_Z$$

$$I_L = I - 5 \text{ mA}$$

$$(I_L)_{\max} = (I)_{\max} - 5 \text{ mA} \quad \text{--- (1)}$$

$$(I_L)_{\min} = (I)_{\min} - 5 \text{ mA} \quad \text{--- (2)}$$

By K.C.L :-

$$-V_S + I \cdot 50 + 7 = 0$$

$$I = \frac{V_S - 7}{50}$$

$$I_{\max} = \frac{30 - 7}{50} = \frac{23}{50} = 0.46 \text{ A} = 460 \text{ mA}$$

$$I_{\min} = \frac{20 - 7}{50} = \frac{13}{50} = 0.26 \text{ A} = 260 \text{ mA}$$

So from (1)

$$(I_L)_{\max} = (460 - 5) \text{ mA} = 455 \text{ mA}$$

$$(I_L)_{\min} = (260 - 5) \text{ mA} = 255 \text{ mA} \quad \text{--- Ans}$$

# \* Maximum Power Dissipation across Zener Diode

∴ Power = Voltage × Current

∴  $P_Z = V_Z I_Z$


↙ fix

∴  $(P_Z)_{\max} = V_Z (I_Z)_{\max}$


Fig. 1

Q. 4

A zener-diode shown in figure has a knee current of 5mA and a maximum allowed power



Sol<sup>n</sup>



$$-9 + I \cdot 50 \Omega + 6 = 0$$

$$I = \frac{9 - 6}{50} = \frac{3}{50} = 0.06 \text{ A} = 60 \text{ mA}$$

$$I = I_Z + I_L$$

$$I_L = I - I_Z$$

$$I_L = 60 \text{ mA} - I_Z$$

$$(I_L)_{\max} = 60 - I_{Z \min} = 60 - 5$$

$$= 55 \text{ mA}$$



$$(I_2)_{\text{min}} = (I_2)_{\text{min}} = 100 \text{ mA} - (I_2)_{\text{max}} = 60 - 0 = 60 - 0 = 60$$

$$(I_2)_{\text{min}} = 100 \text{ mA}$$



$$P_2 = V_2 I_2$$

$$300 \text{ mV} = 6 I_{2 \text{ max}}$$

$$I_2 = 50 \text{ mA}$$

Pg-2  
Q.7

Sol<sup>n</sup>



$$-12 + IR + 5 = 0$$

$$R = \frac{12 - 5}{I} = \frac{7}{I}$$

$$R = \frac{7}{I} \quad \text{--- (a)}$$

$$I = I_2 + I_L$$

$$(I)_{\text{max}} = 500 \text{ mA}$$

$$(I)_{\text{min}} = 100 \text{ mA}$$

$$R_{\text{max}} = \frac{7}{I_{\text{max}}} = \frac{7}{500 \text{ mA}} = 14 \Omega$$


$$R_{\text{min}} = \frac{7}{I_{\text{min}}} = \frac{7}{100 \text{ mA}} = 70 \Omega$$

So

$$R = \frac{70}{3} \Omega \quad \text{Ans}$$

9


Sol<sup>n</sup>



$$-10 + I \cdot 50 + 6 = 0$$

$$I = \frac{4}{50} = 80 \mu\text{A}$$

11



$$-V + I \cdot R + 10 = 0$$

$$R = \frac{V - 10}{I}$$

$$I = I_2 + I_L$$


$$= 1 + 10$$

$$I = 11 \text{ mA}$$



$$R_{90} = \frac{V - 10}{11 \text{ mA}} = (R)_{\text{max}} = \frac{50 - 10}{11} = \frac{40}{11} = 3.6 \text{ k}\Omega$$

$$(R)_{\text{min}} = \frac{30 - 10}{11} = \frac{20}{11} = 1.8 \text{ k}\Omega$$

Q. For the given circuit shown calculate the Ratio of maximum and minimum power at the load. If zener diode is having negligible leakage current and breakdown voltage = 10V



Case I :  $V_i = 5V$




$$V_{RL} = \frac{5 \times 1k}{0.5k + 1k} = \frac{50}{1.5} = 3.33V$$

$$V_{RL} = 3.33V$$

$$P_L = \frac{V^2}{R} = \frac{(3.33)^2}{1} =$$

$$(P_L)_{\min} = 11mW$$

Case II :  $V_i = 20V$




$$V_i = 20V$$


$$P = \frac{10^2}{1k} = 100mW$$

$$\frac{P_{\max}}{P_{\min}} = \frac{100mW}{11mW} = 9.09$$



Q.5



for +ve half cycle



Q.6



$$-V_i + I \cdot 230 + 15 = 0$$

$$V_i = I \cdot 230 + 15 \quad \text{--- (a)}$$

$$I = I_Z + I_L$$

$$\text{Power } (P_L) = V_L I_L \Rightarrow I_L = \frac{P_L}{V_L} = \frac{150}{15} = 10 \text{ mA}$$

$$(I_L)_{\max} = 10 \text{ mA}$$

$$P_Z = V_Z I_Z$$

$$I_Z = \frac{P_Z}{V_Z} = \frac{200}{15} = 13.33 \text{ mA}$$

$$(I_Z)_{\max} = 13.33 \text{ mA}$$

$$I_{\max} = (I_Z)_{\max} + (I_L)_{\max} = 13.33 + 10$$

$$I_{\max} = 23.33 \text{ mA}$$

$$V_i = 230 \times 23.33 \text{ mA} + 15$$

$$(V_i)_{\max} = 20.5$$

$$\therefore I = I_Z + I_L$$

$$I = 0 + 10$$

$$I = 10 \text{ mA}$$

$$V_i = 2.380 + 15$$

$$V_i = 17.4$$

So range of  $V_i = 17.5 \text{ V}$  to  $20.5 \text{ V}$  Ans

# NUMBER SYSTEM

Base or Radix of Number System:-

no. of digits used in any number system. It represents system.

Number System	No. of digits
Binary (2)	0 - 1
Septal (7)	0 - 6
Octal (8)	0 - 7
Decimal (10)	0 - 9
Hexadecimal (16)	0 - 15 (F)

\* Decimal to other conversion

other to decimal conversion

other to other conversion

Arithmetic & logic operations among diff. no. sys

Comparison of no. system.

\* Decimal to other conversion:

$$(25)_{10} \longrightarrow (11001)_2$$

$$(25)_{10} \longrightarrow (31)_8 \quad 8 \overline{)25} \downarrow$$

$$(25)_{10} \longrightarrow (34)_7 \quad 7 \overline{)25} \downarrow$$

$$(25)_{10} \longrightarrow (31)_8 \longrightarrow (39)_7$$

"Base of the number system is inversely proportional to number inside the argument" or (bracket).

Q. Identify the values of  $R_1$  and  $R_2$  ?

$$(235)_{R_1} = (565)_{10} = (1065)_{R_2}$$

- (a)  $12, 8$  (b)  $16, 8$  (c)  $8, 12$  (d)  $8, 16$

Sol<sup>n</sup>

$$\begin{array}{r} 16 \overline{) 565} \\ \underline{32} \phantom{0} \\ 245 \\ \underline{240} \\ 5 \end{array}$$

$$(565)_{10} \longrightarrow (235)_{16}$$

Q. Identify  $x$  ?

$$(123)_x = (12x)_3$$

- (a) 3 (b) -4 (c) 5

If we have 3 so we can't have 3 in argument

- 3 is not considered for 5 in second 5 is not considered

(d) None ✓

Q.  $(25.625)_{10} \longrightarrow ( ? )_2$

Sol<sup>n</sup>

$$(25)_{10} \longrightarrow (11001)_2$$

$$\begin{array}{r} 0.625 \\ \times 2 \\ \hline 1.250 \\ \text{out} \end{array}$$

$$\begin{array}{r} 0.25 \\ \times 2 \\ \hline 0.50 \\ \text{out} \end{array}$$

$$\begin{array}{r} 0.50 \\ \times 2 \\ \hline 1.00 \\ \text{out} \end{array}$$

So  $(25.625)_{10} \longrightarrow (11001.101)_2$

Q.  $(25.625)_{10} \longrightarrow ( ? )_2$

$$(25)_{10} \longrightarrow (31)_8$$

$$\begin{array}{r} \cancel{24} \\ \times 0.625 \\ \hline 5.000 \end{array}$$

So  $(25.625)_{10} \longrightarrow (81.5)_8$

\* Other to decimal Conversion:-

Q.  $(11001)_2 \longrightarrow (\quad)_{10}$

msb ← (11001) ← lsb  
 ↓ ↓ ↓ ↓ ↓  
 4 3 2 1 0

$$1 \times 2^0 + 0 \times 2^1 + 0 \times 2^2 + 1 \times 2^3 + 1 \times 2^4$$

$$= 1 + 8 + 16 = 25$$

$$(11001)_2 \longrightarrow (25)_{10} \text{ Ans}$$

Q.  $(11001.101)_2 \longrightarrow (\quad)_{10}$

↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓  
 4 3 2 1 0 -1 -2 -3

$$1 \times 2^0 + 0 \times 2^1 + 0 \times 2^2 + 1 \times 2^3 + 1 \times 2^4 + 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3}$$

$$= 1 + 8 + 16 + \frac{1}{2} + \frac{1}{8}$$

$$25 + \frac{5}{8} = 25 + 0.625$$

$$= 25.625$$

$$(11001.101)_2 \longrightarrow (25.625)_{10} \text{ Ans}$$



Q.  $(31)_8 \longrightarrow ( \quad )_{10}$

Sol<sup>n</sup>

$$1 \times 8^0 + 3 \times 8^1$$

$$1 + 24 = 25$$

$$(31)_8 \longrightarrow (25)_{10}$$

Q.  $(31.5)_8 \longrightarrow ( \quad )_{10}$

Sol<sup>n</sup>

$$1 \times 8^0 + 3 \times 8^1 + 5 \times 8^{-1}$$

$$25 + \frac{5}{8} = 25.625$$

$$(31.5)_8 \longrightarrow (25.625)_{10}$$

Imp Q.

$$(123)_7 = (12a)_3$$

$$\Rightarrow 3 \times 7^0 + 2 \times 7^1 + 1 \times 7^2 = a \times 3^0 + 2 \times 3^1 + 1 \times 3^2$$

$$3 + 2a + 49 = a + 6 + 9$$

$$a^2 + a - 12 = 0$$

$$a = 3, -4$$

$\frac{-1 \pm \sqrt{1^2 - 4 \times -12}}{2 \times 1}$   
 $a = \frac{-1 \pm 5}{2} = 3, -4$   
 It is not satisfies so option is none of these.

\* **Octal Number System :-** Octal numbers can be represented in range of 3-bit binary since the ranges are satisfied.


000	→	0
001	→	1
010	→	2
011	→	3
100	→	4
101	→	5
110	→	6
111	→	7

\* **Hexadecimal Number System :-** Hexadecimal can be represented in terms of 4-bit binary.

0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111

1001	9
1010	9+1 = A
1011	9+2 = B
1100	9+3 = C
1101	9+4 = D
1110	9+5 = E
1111	9+6 = F

Q. Perform the conversion  $(123.73)_8 \rightarrow (\quad)_{16}$



Q. Find the minimum decimal equivalent of  $(11C.0)_{16}$

- (a) 194    (b) 283    (c) 384    (d) 333

$$C \times 16^0 + 1 \times 16^1 + 1 \times 16^2$$

∴ we find minimum decimal equivalent  
 So  $(11C)_{16} = 13 \times 16^1 + 15 \times 16^0$  so for minimum we have base = 13

$$12 \times 13^0 + 1 \times 13^1 + 1 \times 13^2 = 12 + 13 + \dots = 199 \underline{A_2}$$

Q. Perform the addition  $(127)_8 + (172)_8$

Sol<sup>n</sup>

$$\begin{array}{r} 11 \\ 127 \\ + 172 \\ \hline 321 \end{array}$$

$$\begin{array}{r} 9 \quad 1 \\ 1 \\ \hline \end{array}$$

$$\begin{array}{r} 10 \quad 2 \\ 1 \\ \hline \end{array}$$

So =  $(321)_8$  Ans

Q. The addition of two numbers are given as  $12.3 + 13.0 = (32.0)$  Then perform the subtraction?

Sol<sup>n</sup>

$$322 - 133$$

$$\begin{array}{r} 1 \\ 12.3 \\ + 13.0 \\ \hline 32.0 \end{array}$$

$$\begin{array}{r} 4 \quad 0 \\ 1 \\ \hline = 10 \end{array}$$

$$\begin{array}{r} 4 \\ \hline \end{array}$$

$$\begin{array}{r} (322)_4 \\ - (133)_4 \\ \hline \end{array}$$

$$\underline{\underline{(123)_4 \text{ Ans}}}$$

Q. Perform the multiplication  $(1111)_2 \times (1111)_2$

Sol<sup>n</sup>

$$\begin{array}{r} 1111 \\ \times 1111 \\ \hline 1111 \\ 11110 \\ 111100 \\ 1111000 \\ \hline 11100001 \end{array}$$


$$\begin{array}{r} 10 \\ 10 \\ \hline 100 \end{array}$$

$$\begin{array}{r} 11 \\ 11 \\ \hline 110 \end{array}$$

$$\begin{array}{r} 11 \\ 10 \\ \hline 101 \end{array}$$

\* **Compliment of Number System:-** In modern computer system Two's (2's) Compliment representation is mainly used for performing arithmetic operations.

It reduces the hardware requirement.



In any number system in general base  $r$  then there exist two types of Compliment -

- (1)  $(r-1)$ 's Compliment
- (2)  $r$ 's Compliment.

Example

1010, Calculate 1's Compliment?

Sol<sup>n</sup>

$$\begin{array}{cccc} 1 & 0 & 1 & 0 \\ 1 & 0 & 1 & 0 \\ 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 \end{array}$$

largest no. of this no. system. and sub. it find 1's Compliment

Imp.

"To calculate  $(r-1)$ 's Compliment select maximum digit of that no. system subtract each and every bit with that maximum value. the result is  $(r-1)$ 's Compliment."

(8493) 10 ← 10's

$$\begin{array}{r} 9999 \\ - 8793 \\ \hline 1206 \end{array}$$
 ← 9's Complement.

Q. Find the F's Complement of (3,2,C,A) ?

Sol<sup>n</sup>

$$\begin{array}{r} F F F F \\ 3 2 C A \\ \hline C D 3 5 \end{array}$$
 ← F's Complement.

\* "To calculate  $\gamma$ 's Complement from  $(\gamma-1)$ 's Complement add 1 at Least Significant Bit (LSB)."

First time 1's  
 Second time F's  

$$\begin{array}{r} 1010 \\ \downarrow \downarrow \downarrow \downarrow \\ 0101 \\ \downarrow \downarrow \downarrow \downarrow \\ 1010 \end{array}$$

$$\begin{array}{r} 9999 \\ 6798 \\ \hline 3201 \end{array}$$
 ← 9's Comp. first time.  

$$\begin{array}{r} 9999 \\ 3201 \\ \hline 6798 \end{array}$$
 ← 9's Comp. Second time.

In any number system two times  $(\gamma-1)$ 's Complement produces same result.


$$\begin{array}{r} 1010 \\ \downarrow \downarrow \downarrow \downarrow \\ 0101 \\ \downarrow \downarrow \downarrow \downarrow \\ 1001 \\ \downarrow \downarrow \downarrow \downarrow \\ 0110 \\ \downarrow \downarrow \downarrow \downarrow \\ 1001 \\ \downarrow \downarrow \downarrow \downarrow \\ 0110 \\ \downarrow \downarrow \downarrow \downarrow \\ 1001 \\ \downarrow \downarrow \downarrow \downarrow \\ 0110 \end{array}$$

$$\begin{array}{r} 9999 \\ 3202 \\ \hline 6797 \\ + 1 \\ \hline 6798 \end{array}$$

$$\begin{array}{r} 9999 \\ 6798 \\ \hline 3201 \\ + 1 \\ \hline 3202 \end{array}$$

"In any no. system in general two times either  $(r-1)$ 's Complement or  $r$ 's Compliment produces same result."

\* Signed Magnitude Representation:-



In an  $n$ -bit binary representation M.S.B. will give sign. If  $MSB = 1 \Rightarrow No = -ve$   
 $MSB = 0 \Rightarrow No = +ve$ .

Rest  $(n-1)$  bit will give the magnitude of the number

3-bit binary	Sign magnitude	1's Compliment	2's
0 0 0	+ 0	+ 0	+ 0
0 0 1	+ 1	+ 1	+ 1
0 1 0	+ 2	+ 2	+ 2
0 1 1	+ 3	+ 3	+ 3
1 0 0	- 0	- 0	- 4
1 0 1	- 1	- 2	- 3
1 1 0	- 2	- 1	- 2
1 1 1	- 3	- 0	- 1

Range -3 to +3

range -3 to +3

increases range (+3 to +4)

The disadvantage of sign magnitude representation (large) memory space. Hence hardware requirement increases.

Note:- Compliment of any number system are only calculated for -ve numbers.

\* ~~1's Complement~~ The advantage of 2's Complement is -0 removed. Range of representation also increases.

\* Range of Representation of Sign magnitude and 1's Complement:-

Range :- -3 to +3

$$- [2^{(3-1)} - 1] \text{ to } + [2^{(3-1)} - 1]$$

for n bit

$$- [2^{(n-1)} - 1] \text{ to } + [2^{(n-1)} - 1]$$

\* Range of Rep. of ~~sig~~ 2's Complement:-

$$- [2^{(n-1)}] \text{ to } + [2^{(n-1)} - 1]$$

Q. Find the 2's Complement of  $(-17)_{10}$ .

$$\begin{array}{r} 11111 \\ 10001 \\ \hline \text{1's} \quad 01110 \\ \quad \quad + 1 \\ \hline \text{2's} \quad 01111 \end{array}$$

$$\begin{array}{r|l} 2 & 17 \\ \hline 2 & 8 \\ \hline 2 & 4 \\ \hline 2 & 2 \\ \hline & 1 \end{array}$$

for sign (for -ve sign use 1

So  $(-17)_{10} = (101111) \leftarrow$  2's Comp.


Q. Find the 2's Comp. of  $(-2)_{10}$

$$\begin{array}{r} 10 \\ 01 \\ + 1 \\ \hline 10 \end{array}$$


So  $(-2)_{10} \rightarrow (110) \leftarrow$  2's Comp.

Q. Repeat the previous ques for 6-bit comp.

Sol<sup>n</sup>



Since in previous ques  $(-2)_{10} = 110$




Note:-

"Whenever it is required to represent the complement of any no. system by using additional bits Copy sign bit to the additional places."

Q. Find the 2's complement of  $(+2)_{10}$



Sol<sup>n</sup>



So  $(010)$  Ans

Q. Repeat the previous ques use 6-bit representation.

Sol<sup>n</sup>



So  $(000010)$  Ans



# \* Weighted and Unweighted Code :-

## Weighted Code :-

In the number system representation each and every bit is assigned by using significant ~~for~~ positions. Such code representation is called Weighted Code.

If the codes are represented in the arbitrary manner in which each and every bit ~~do~~ does not have significant bit are called as Unweighted Code.

Ex-

Weighted  
B.C.D Code  
Decimal Code.  
8 4 2 1  
2 4 2 1  
5 2 1 1  
3 3 2 1

Unweighted  
Gray  
Excess - 3

## \* B.C.D Code :-

Self Complementary

8 4 2 1	5 2 1 1	2 4 2 1
0 - 0 0 0 0	0 0 0 0 - 0	0 0 0 0 - 0
1 - 0 0 0 1	0 0 0 1 - 1	0 0 0 1 - 1
2 - 0 0 1 0	0 0 1 1 - 2	0 0 1 0 - 2
3 - 0 0 1 1	1 1 0 1 - 3	0 0 1 1 - 3
4 - 0 1 0 0	0 1 1 1 - 4	0 1 0 0 - 4
5 - 0 1 0 1	1 0 0 0 - 5	0 0 1 1 - 5
6 - 0 1 1 0	1 0 1 0 - 6	1 1 0 0 - 6
7 - 0 1 1 1	1 1 0 0 - 7	1 1 0 1 - 7
8 - 1 0 0 0	1 1 1 0 - 8	1 1 1 0 - 8
9 - 1 0 0 1	1 1 1 1 - 9	1 1 1 1 - 9

*Note: In the original image, the 4th row of the 8421 and 2421 columns is circled, and the 5th row of the 5211 and 2421 columns is circled. Arrows indicate that the 4th row of 8421 is the complement of the 5th row of 5211, and the 5th row of 8421 is the complement of the 4th row of 2421.*

By calculation of 9's Complement the result also gives 1's Comp. Such codes are also called as Self Complementary Codes.

for ex - 5211, 3221, 2421

8421 is non-self Complementary Code.

\* Excess-3 Code :-


Excess-3 represents values from 0 to 9 but by adding 3 (0 to 9)+3 in each value.

8421	Excess-3
0000	0011
0001	0100
0010	0101
0011	0110
0100	0111
0101	1000
0110	1001
0111	1010
1000	1011
1001	1100

Self Complementary

Some thing leakage.

# \* B.J.T. :- Bipolar Junction Transistor :-



\* **Emitter :-** The function of emitter is to supply majority carriers. Doping of emitter must be very high.

\* **Collector :-** The collector is used to collect all the majority carrier supplied by emitter. The doping of collector must be comparatively less w.r. to emitter.

\* **Base :-** Base is also called as transit region through which majority carriers reaches to collector. Widths of the base must be as smaller as possible. Base will be having least doping.



In any transistor there exist two junctions.

1.  $J_{EB} / J_E$
2.  $J_{CB} / J_C$


The main purpose of transistor is to operate as amplifier.

becoz transistor is costly so it is used as amp.  
Diode is less cost so it is use as a switch

Region	$I_{EB}/I_E$	$I_{CB}/I_E$	Application
Active	F. B.	R. B.	Amplifier
Saturation	F. B.	F. B.	ON - Switch.
Cut off	R. B.	R. B.	Off - switch
Inverse Active	R. B.	F. B.	Attenuation




\* Configuration of Transistor :-




Common Base Configuration.

\* Common Emitter Configuration :-



Common Emitter Configuration


\* Common Collector Configuration :-



Common Collector Configuration


Q. Identify the Configuration?

(i)




Common emitter Configuration

(ii)




Common Collector Configuration

Q.



⇒




$$I_C = \alpha I_E + I_0$$

$I_0 = \text{leakage current.}$

$$I_C = I_{C0} = I_{CBO} = \alpha I_E + I_0$$

⇒



$$I_E = I_B + I_C \quad \text{--- (1)}$$

eqn (1) divide by  $I_C$

$$\frac{I_E}{I_C} = \frac{I_B}{I_C} + \frac{I_C}{I_C}$$

$$\frac{1}{\alpha} = \frac{1}{\beta} + 1$$

$$\frac{1}{\alpha} = \frac{1+\beta}{\beta}$$

$$\beta = \alpha(1+\beta) = \alpha + \alpha\beta$$

$$\beta - \alpha\beta = \alpha$$

$$\beta(1-\alpha) = \alpha$$

$$\beta = \frac{\alpha}{1-\alpha}$$

⇒ C.B.

$$I_C = \alpha I_E + I_{C0}$$

$$I_C = \alpha (I_B + I_C) + I_{C0}$$

$$(I_C + \alpha I_C) = \alpha I_B + I_{C0}$$

$$I_c (1-\alpha) = \alpha I_B + I_{CO}$$

$$I_c = \frac{\alpha}{(1-\alpha)} I_B + \frac{I_{CO}}{(1-\alpha)}$$

$$I_c = \frac{\alpha}{(1-\alpha)} I_B + (1+\beta) I_{CO}$$

$$\alpha = \frac{\beta}{1+\beta}$$

$$\frac{\alpha}{\beta} = \frac{1}{1+\beta}$$

$$\frac{\alpha}{1+\alpha} = \frac{1}{1+\beta}$$

$$1-\alpha = \frac{1}{1+\beta}$$

"Common Emitter Configuration is having comparatively more ~~current~~ leakage current w.r. to common base configuration by  $(1+\beta)$  times."

$$\frac{(1+\beta) I_{CO}}{I_{CBO}}$$

$$(i) I_E = I_B + I_C$$

$$(ii) \alpha = \frac{\beta}{1+\beta}$$

$$(iii)_{CB} I_C = \alpha I_E + I_{CO}$$

$$(iv)_{CC} I_C = \beta I_B + (1+\beta) I_{CO}$$

Q. A Transistor is excited by emitter current of 10mA,  $\beta = 99$  leakage current  $I_{CO} = 10 \mu A$  find all other currents.

Sol<sup>n</sup>

$$I_C = \alpha I_E + I_{CO}$$

$$\alpha = \frac{\beta}{1+\beta} = \frac{99}{1+99} = \frac{99}{100}$$

$$\therefore I_C = 0.99 \times 10 \text{ mA} + 10 \mu A$$

$$= 9.9 \text{ mA} + 0.01 \text{ mA}$$

$$I_C = 9.91 \text{ mA}$$



$$\therefore I_E = I_B + I_C$$

$$\therefore I_B = I_E - I_C = 10 \text{ m.A} - 9.91 \text{ m.A}$$

$$I_B = 0.09 \text{ m.A.}$$

~~Q.~~

Q. A transistor is excited by base current of 20  $\mu$ .A.,  $\alpha = 0.99$  find all other currents?

Sol<sup>n</sup>

Note :- "If Configuration is not mention then assume Common emitter Configuration."

Sol<sup>n</sup>

$$\beta = \frac{0.99}{1-0.99} = \frac{0.99}{0.01} = 99$$

$$\beta = 99$$


$$I_C = \beta I_B = 99 \times 0.01 \text{ mA}$$

$$I_C = 1.98 \text{ mA.}$$

$$I_E = I_B + I_C = 20 \times 10^{-6} \text{ m.A.} + 1.98 \text{ m.A.} = 2 \text{ m.A.}$$

$$I_E = 2 \text{ m.A.}$$

Q. For the given circuit diagram calculate all the currents.



$\therefore$  Here leakage current is not given so assume ideally it is 0.

$$\text{So } I_C = \beta I_B$$

$$I_C = 100 I_B \quad \text{--- (1)}$$

Apply loop current:-

$$-5 + I_B \times 50k + 0.7 = 0$$

$$I_B \times 50k = 5 - 0.7$$

$$I_B = \frac{5 - 0.7}{50}$$

$$I_B = 0.086 \text{ mA}$$

$$I_C = 100 \times 0.08 = 8.6 \text{ mA}$$

$$I_C = 8.6 \text{ mA}$$

$$I_E = I_B + I_C$$

$$= 0.086 + 8.6$$

$$I_E = 8.686 \text{ mA}$$

Apply loop:-

$$-10 + I_C \times 3k + V_o = 0$$

$$V_o = 10 - I_C \times 3k$$


$$= 10 - 8.6 \times 3$$

$$= 10 - 25.8$$

$$V_o = -15.8 \text{ V}$$

Q. Repeat the previous Ques by replacing emitter by 2kΩ.

Soln



$$I_C = \beta I_B + (1 + \beta) I_{C0}$$

$$\therefore I_{C0} = 0$$

$$\therefore I_C = \beta I_B$$

$$I_C = 100 I_B$$

$\therefore$  eq<sup>n</sup> fails so apply loop

$$-5 + I_B \times 50 \text{ k} + 0.7 + I_E \times 2 \text{ k} = 0$$

$$I_B \times 50 \text{ k} + (I_B + I_C) \times 2 \text{ k} = 4.3$$

$$I_B \times 50 + 2 I_B + 2 \times 100 I_B = 4.3 \Rightarrow I_B (50 + 2 + 200)$$

$$I_B = \frac{4.3}{252} = 17.1 \times 10^{-6}$$

$$I_B = 0.017 \text{ mA}$$

$$\therefore I_C = 100 \times I_B = 100 \times 0.017$$

$$I_C = 1.7 \text{ mA}$$

$$\therefore I_E = I_B + I_C$$

$$I_E = 0.017 + 1.7 = 1.717$$

$$I_E = 1.717 \text{ mA}$$

Apply loop for  $V_0$  :-

$$-10 + I_C \times 3 + V_0 = 0$$

$$V_0 = 10 - I_C \times 3 = 10 - 1.7 \times 3 = 10 - 5.1$$

$$V_0 = 4.9 \text{ V}$$

$$-10 + I_C \times 3K + V_{CE} + I_E \times 2 = 0$$

$$V_{CE} = 10 + 1.7 \times 3 - 1.717 \times 2$$

$$V_{CE} = 10 + 5.1 - 3.434$$

$$= ~~15.1~~ 10 - 3.434$$

$$\boxed{V_{CE} = 1.97V}$$

Another loop :-

$$V_0 = V_{CE} + I_E \times 2$$

$$= 1.97 + 1.717 \times 2$$

$$= 1.97 + 3.434$$

$$V_0 = 5.404 \approx 5.4$$

$$\boxed{V_0 = 5.4V}$$


$$V_{CE} - V_{BE} - V_{CB} = 0$$

$$V_{CB} = V_{CE} - V_{BE}$$

$$V_{CB} = 1.97 - 0.7$$

$$\boxed{V_{CB} = 0.77}$$

\*



Significance of circle around transistor.

$$\boxed{+V_{CE} - V_{BE} - V_{CB} = 0}$$

Kirchoff's Voltage law.

Q.27

$$\alpha = 0.995, I_{E0} = 10 \text{ m.A.}, I_{CBO} = 0.5 \text{ m.A.}$$
$$I_{CEO} = ? \quad \therefore I_{CEO} = (1 + \beta) I_{C0}$$

$$\beta = \frac{\alpha}{1 - \alpha}$$


$$\beta = \frac{0.995}{1 - 0.995} = \frac{0.995}{0.005} = 199$$

$$I_{CEO} = (1 + 199) I_{C0} = 200 \times 0.5 = 100 \text{ m.A}$$

$$I_{CEO} = 100 \text{ m.A}$$

Q.61

For the given circuit diagram.



$$V_{BE} = 0.3$$
$$I_{CB} = 20 \mu\text{A}$$
$$\alpha = 0.96.$$

Soln

$$\beta = \frac{\alpha}{1 - \alpha} = \frac{0.96}{1 - 0.96} = \frac{0.96}{0.04} = 24$$

$$I_C = \beta I_B + (1 + \beta) I_{CBO}$$

Applying loop -

$$-10 + I_B \times 100 + V_{BE} = 0$$

$$I_B = \frac{10 - 0.3}{100} = \frac{9.7}{100} = 0.097 \text{ m.A}$$

$$\boxed{I_B = 0.097 \text{ m.A.}}$$

$$I_C = 24 \times 0.097 + 25 \times 0.2$$

$$\boxed{I_C = 2.0 \text{ m.A}}$$

Apply loop by  $V_C$  :-


$$-10 + I_C \times 2.2 + V_C = 0$$

$$V_C = 10 - 2.0 \times 2.2$$

$$= 10 - 6.16$$

$$\boxed{V_C = 3.84 \text{ Volt.}}$$

# \* Early Effect :-




$I_C = \alpha I_E$   
 So  $I_E \uparrow$   
 Width of depletion layer is increase when  $V_{CB}$  is reverse bias. width is increase more in low doping side.


As collector to base voltage varies, effective base width varies is called Base width modulation.

As collector to base voltage changes, the width of the base decrease so Base current decrease so  $I_C$  and  $I_E$  increases.

# \* Common Base Configuration :-



Input Characteristics :-





"As  $V_{CB}$  increases  $I_E$  increases as per Early Effect hence graph shift towards y-axis."

Output Characteristics :-

$I_C = \alpha I_E$

$\alpha = 0.99$

$I_C = \alpha I_E + I_{CBO}$




$-V + IR = 0$

$V = IR$

$I = \frac{V}{R}$

\* Common ~~Emitter~~ Emitter Configuration :-






\* Input Characteristics:-

$$V_{CE} - V_{BE} = V_{CB}$$

$$V_{CE} \uparrow - 0.7 = V_{CB} \uparrow$$



Input characteristics is similar to forward characteristics of of pn-junction Diode as  $V_{CB}$  increases graph shift towards x-axis.

\* Output Characteristics:-

$$I_c = \beta I_b + (1 + \beta) I_{co}$$

Ideally  $I_{co} = 0$


$$\beta = 100$$

$$I_b = 10 \mu A$$

$$I_c = 1 mA$$

$$V_{CE} - 0.7 = V_{CB}$$

$$\uparrow V_{CE} \Rightarrow \uparrow V_{CB} + 0.7$$



$\Rightarrow I_c = \beta I_b$  relation only applicable for active region.

# \* Steps for Determination of Region of Operation :-

Step I :- Assume transistor is operating in Saturation region.

Saturation Voltage	$S_i$	$G_e$
$V_{BE, sat}$	0.8V	0.8V
$V_{CE, sat}$	0.2V	0.1


Step II :- Calculate  $I_{B, sat}$  and  $I_{C, sat}$  Use only loop Analysis of Don't use  $I_C = \beta I_B$

Step III :- Calculate  $I_{B, min} = \frac{I_{C, sat}}{\beta}$   
 ↑  
 Current in Active Region.


$I_{B, sat} > I_{B, min} \longrightarrow$  Saturation Region

$I_{B, sat} < I_{B, min} \longrightarrow$  Active Region

$I_{B, sat} = -ve \longrightarrow$  Cut-off Region.



Q. For the given circuit diagram identify the region



Apply loop Analysis :-

$$-5V + I_{B, sat} \times 50k + V_{BE, sat} = 0$$

$$I_{B, sat} \times 50k = 5 - 0.8$$

$$I_{B, sat} = \frac{4.2}{50k} = 0.084mA$$

In Another loop :-

$$-10 + I_{C, sat} \times 3k + V_{CE, sat} = 0$$

$$I_{C, sat} = \frac{9.8}{3}$$

$$= 3.26mA$$

$$I_{\beta, min} = \frac{I_{C, sat}}{\beta} = \frac{3.26mA}{100}$$


$$I_{\beta, min} = 0.0326mA$$

$$I_{\beta, sat} > I_{\beta, min}$$

$$0.08 > 0.03$$

So it is in saturation Region.

Q. Find the region of operation of given transistor.



$$-0.3V + I_{B, sat} \times 33.33 + V_{BE, sat} = 0$$


$$I_B \times 33.33 = -0.8 + 0.3V$$

$$I_B = \frac{-0.5}{33.33} = -0.0150015$$

$$I_B = -ve$$

So cut-off region.

Q. For the given circuit diagram determine region.



$$-5 + V_{BE, sat} \times 50 + V_{BE, sat} + I_{E, sat} \times 2K = 0$$

$$-5 + I_{Bsat} \times 50k + 0.8 + [I_{Bsat} + I_{Csat}] 2k = 0$$

$$-5 + I_{Bsat} \times 50k + 0.8 + [I_{Bsat} + I_{Csat}] 2k = 0$$

$$I_{Bsat} \times 52k + I_{Csat} \times 2k = 9.2$$

$$-10 + I_{Csat} \times 3k + V_{CEsat} + I_{Esat} \times 2k = 0 \quad \text{--- (i) } \times 5$$

$$-10 + I_{Csat} \times 3k + 0.2 + [I_{Csat} + I_{Bsat}] 2k = 0$$

$$I_{Bsat} \times 2k + I_{Csat} \times 5k = 9.8 \quad \text{--- (ii) } \times 2$$

$$I_{Bsat} \times 260k + I_{Csat} \times 10k = 21 \quad \text{--- (iii)}$$

$$I_{Bsat} \times 4k + I_{Csat} \times 10k = 19.6 \quad \text{--- (iv)}$$

$$I_{Bsat} \times 256k = 9.4$$

$$I_{Bsat} = \frac{9.4}{256k}$$

$$I_{Bsat} = 0.0093 \text{ mA}$$

So  ~~$I_{Csat}$~~


from eqn (iii) :-

$$0.0093 \times 260k + I_{Csat} \times 10k = 21$$

$$I_{Csat} = \frac{21 - 2.418}{10} = \frac{18.582}{10}$$

$$I_{Csat} = 1.8582 \text{ mA}$$

Q. Assume transistor is operating in saturation region find the minimum value of  $\beta$ ? so that circuit produces stable operation in saturation region.



$$I_B = \frac{5 - 0.8}{50k}$$

$$= \frac{4.2}{50k}$$

$$I_{B(sat)} = 0.084mA$$

$$I_{C(sat)} = \frac{10 - 0.2}{3k} = 3.33mA$$

$$I_{C(sat)} = 3.33mA$$

$$I_{B(min)} = \frac{I_{C(sat)}}{\beta} = \frac{3.33mA}{\beta}$$

for  $0.084mA > \frac{3.33mA}{\beta} \Rightarrow \beta > 39$

$$\beta > 40$$

Q. Repeat the previous question as  $\beta = 100$  calculate  ~~$I_{C \text{ sat}}$~~   ~~$I_{B \text{ min}}$~~   $I_{C \text{ sat}}$   $I_{B \text{ min}}$   $R_C$ ?

Sol<sup>n</sup>

$$I_{B, \text{sat}} = 0.089 \text{ mA}$$

$$-10 + I_{C \text{ sat}} \cdot R_C + 0.2 \text{ V} = 0$$

$$-10 + I_{C \text{ sat}} \times R_C + 0.2 \text{ V} = 0$$

$$-10 + I_{C \text{ sat}} \times R_C + 0.2 \text{ V} = 0$$

$$I_{C \text{ sat}} = \frac{10 - 0.2}{R_C} = \frac{9.8}{R_C}$$

$$I_{C \text{ sat}} = 3.266 \frac{R_C}{R_C}$$

$$I_{B \text{ min}} = \frac{I_{C \text{ sat}}}{\beta}$$

Condition of saturation -

$$I_{B \text{ sat}} > I_{B \text{ min}}$$

$$0.089 \text{ mA} > I_{B \text{ min}}$$

$$I_{B \text{ min}} = \frac{I_{C \text{ sat}}}{\beta}$$

$$I_{B \text{ min}} = \frac{9.8}{R_C \times 100}$$

∴ Condition of saturation

$$I_{B \text{ sat}} > I_{B \text{ min}}$$

$$0.089 \text{ mA} > \frac{9.8}{R_C \times 100}$$

$$R_C > \frac{9.8}{0.089 \times 100}$$

$$R_C > \frac{9.8}{8.9}$$

$$R_C > 1.1 \Omega \quad \text{Ans}$$

Q. Assume circuit is operating in saturation region determine the value of  $\beta$  for stable operations.

Sol<sup>n</sup>

$$-12 + I_C \times 3 \text{ k} + 0.2 \text{ V} = 0$$


$$I_C = \frac{12 - 0.2}{3}$$

$$= \frac{11.8}{3 \text{ k}}$$

$$I_C = 3.93 \text{ mA}$$

given  $I_{B \text{ sat}} = 0.1 \text{ mA}$

$$I_{B \text{ min}} = \frac{I_{C \text{ sat}}}{\beta} = \frac{3.93 \text{ mA}}{\beta}$$



Condition of saturation


$$I_{B \text{ sat}} > I_{B \text{ min}}$$

$$0.1 \text{ mA} > \frac{3.9 \text{ mA}}{\beta}$$


$$\boxed{\beta > 39}$$

Fundamentals :-

n-p-n




p-n-p :-





Load Line :-

A line drawn on the output character is called as "load line".



Note :-

for larger value of  $\beta$ ,  $I_E = I_C$  and  $I_B = 0$

$$I_E = I_B + I_C$$

$$I_C = \beta I_B$$

$$I_B = \frac{I_C}{\beta}$$

$$\frac{1}{\beta} \approx 0 \quad \text{when } \beta \gg \text{large}$$

$$\text{So } \boxed{I_C = I_E}$$

$$I_C = I_C \left[ \frac{1}{\beta} + 1 \right]$$

$$I_E = I_C [1 + 0]$$

$$\boxed{I_E = I_C}$$

Applying the loop :-


$$-V_{CC} + I_C R_C + V_{CE} + I_E R_E = 0$$

$$-V_{CC} + I_C R_C + V_{CE} + I_C R_E = 0$$



$$I_C (R_C + R_E) = -V_{CE} + V_{CC}$$

$$\boxed{I_C = \frac{-V_{CE}}{(R_C + R_E)} + \frac{V_{CC}}{(R_C + R_E)}}$$

like  $y = mx + c$  eq<sup>n</sup> of line.





B.A.  
Q.38




\* Q - Point :-


A point selected on load line corresponding to that a fixed voltage and fixed current at which transistor operates is called as operating point of the transistors or Q-point or quiescent point.



If the operating point selected near saturation region or near cut-off region. Then the upper portion of the wave form will be in saturation or cut off where proper amplification is not found. Hence operating point ~~is~~ approximately mid of the active region.



When current increases - voltage decreases.  
When voltage decreases - current decreases.



wh.  $T \uparrow, I_{CO} \uparrow$

$$I_c = \beta I_B + (1 + \beta) I_{CO}$$

wh. temp increases

$$I_{CO} \uparrow = \beta I_B + (1 + \beta) I_{CO} \uparrow$$

(i)  $\beta$  mismatch

(ii) material mismatch

$C_{re}, \beta'$

(i) Once the operating point selecting at the center it does not guarantees that it will remain at the center. it can change because of changes in temp ( $I_{CO}$  changes) hence  $I_c$  changes. given by the expression.

$$I_c = \beta I_B + (1 + \beta) I_{CO}$$

(ii) Replacement of transistor :-  $\beta$  mismatch


(iii) Replacement of transistor :- Mismatch of material  
then cut in voltage changes.

\* Stability factor :- It is defined as a factor by how much collector current changes due to change in ( $I_{CO}$ ,  $\beta$ , Base-Emitter Voltage.).

$$S = S_I = \frac{\Delta I_C}{\Delta I_{CO}} \quad \text{or} \quad \frac{\partial I_C}{\partial I_{CO}}$$

$$S = S_\beta = \frac{\Delta I_C}{\Delta \beta} \quad \text{or} \quad \frac{\partial I_C}{\partial \beta}$$

$$S = S_V = \frac{\Delta I_C}{\Delta V_{BE}} \quad \text{or} \quad \frac{\partial I_C}{\partial V_{BE}}$$



"Ideal value of stability factor must be minimum ( $\approx 0$ )."

$$I_C = \beta I_B + (1 + \beta) I_{CO} \quad \text{--- (1)}$$

differentiate w.r. to.  $I_C$

$$\frac{\partial I_C}{\partial I_C} = \beta \frac{\partial I_B}{\partial I_C} + (1 + \beta) \frac{\partial I_{CO}}{\partial I_C}$$

$$1 = \beta \frac{\partial I_B}{\partial I_C} + (1 + \beta) \frac{\partial I_{CO}}{\partial I_C}$$

$$(1 + \beta) \frac{\partial I_{CO}}{\partial I_C} = 1 - \beta \frac{\partial I_B}{\partial I_C}$$

$$\frac{\partial I_{CQ}}{\partial I_C} = \frac{(1-\beta) \frac{\partial I_B}{\partial I_C}}{(1+\beta)}$$

$$\frac{\partial I_C}{\partial I_{CQ}} = \frac{(1+\beta)}{(1-\beta) \frac{\partial I_B}{\partial I_C}}$$


\* Steps for calculating stability factor :-

(i) Apply loop including input terminal

(ii) Calculate  $I_B$

(iii) find  $\frac{\partial I_B}{\partial I_C}$

Q. For the given circuit diagram determine stability factor.




$$-V_{CC} + I_C R_C + V_{BE} = 0$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$$\frac{\partial I_B}{\partial I_C} = 0$$

$$S = \frac{1+\beta}{1-\beta \frac{\partial I_B}{\partial I_C}} = 1+\beta$$

Q. Determine circuit factor



$$-V_{CC} + (I_C + I_B)R_C + I_B R_B + V_{BE} = 0$$

$$I_B (R_B + R_C) = V_{CC} - V_{BE} - I_C R_C$$


$$I_B = \frac{V_{CC} - V_{BE}}{R_B + R_C} - \frac{I_C R_C}{R_B + R_C}$$

$$\frac{\partial I_B}{\partial I_C} = \frac{-R_C}{R_C + R_B}$$

$$S = \frac{1 + \beta}{1 - \beta \left( \frac{-R_C}{R_C + R_B} \right)}$$

$$S_0 = \frac{1 + \beta}{1 + \beta \frac{R_C}{R_C + R_B}}$$

Q. Find stability factor.



$$-V_B + I_B R_B + V_{BE} + I_E R_E = 0$$

$$-V_B + I_B R_B + V_{BE} + (I_C + I_B) R_E = 0$$

$$I_B (R_B + R_E) = V_B - V_{BE} - I_C R_E$$

$$I_B = \frac{V_B - V_{BE}}{R_B + R_E} - \frac{I_C R_E}{R_B + R_E}$$

$$\frac{\partial I_B}{\partial I_C} = \frac{-R_E}{R_B + R_E}$$

$\Rightarrow$

$$S = \frac{1 + \beta}{1 + \beta \frac{R_E}{(R_B + R_E)}}$$


|||

$$-V_B + I_B R_B + V_{BE} - I_E R_E = 0$$

$$-V_B + I_B R_B + V_{BE} + (I_B + I_C) R_E = 0$$


$$\frac{\partial I_B}{\partial I_C} = \frac{-R_E}{R_B + R_E}$$

$$S = \frac{1 + \beta}{1 + \beta \frac{R_E}{(R_B + R_E)}}$$



### \* Stabilizing Circuit:-

To fix the operating point at the center the circuit used are called as stabilizing circuit.



Compensating circuit are operates on logic function.

2) Biasing Circuit:-

Totally biased ~~in~~ on mathematical operation.

in. PSU's


\* DIODE COMPANSATION :-

When temp increases then-

$$T \uparrow \quad I_{CO} \uparrow \quad I_C \uparrow = I_C = \beta I_B + (1 + \beta) I_{CO} \uparrow$$

$$I = I_B \downarrow + I_C \uparrow$$

Increase in  $I_{CO}$  and decrease in  $I_C$  cancels their effect.  
Hence  $I_C$  stable.



\* "Sensistor" / Compansating circuit:-

$T \uparrow \quad R_s \uparrow \rightarrow \downarrow$  (Positive Temp. Coefficient)  
(like metals)

$T \uparrow \quad R_{st} \downarrow$  (Negative Temperature Coefficient)



$$T \uparrow \quad I_o \uparrow \quad I_e \uparrow$$

$$\Rightarrow I_c = \beta I_B + (1 + \beta) I_{e0}$$

$$I_B = I_B + I'$$


Simultaneously

$$T \uparrow \quad R_s \uparrow \quad I_s \downarrow$$

$$\therefore I_s = I_B + I'$$

when  $I_s$  decreases,  $I_B$  also decreases.

$I_{c0} \uparrow$  and  $I_B \downarrow$  so effect cancel out.



N. Imp.

## \* Biasing Circuits:-

- (i) fixed biased circuit
- (ii) collector to base bias circuit
- (iii) self bias / voltage divider bias / potential divider bias


### ① Fixed Biased Circuit:-

$S = 1 + \beta$  → stability factor very high.  
So non practical circuit

$$-V_{cc} + I_B R_B + V_{BE} = 0$$

$$I_B = \frac{V_{cc} - V_{BE}}{R}$$

∴ the value of  $I_B$  is fixed so it called fixed bias circuit.



There is no provision to decrease  $I_B$ , so stability factor is high. So practically not used.

## 2) Collector to Base bias Circuit:-


Applying input loop -

$$-V_{CC} + (I_B + I_C)R_C + I_B R_B + V_{BE} = 0$$

$$I_B (I_B + R_C) = V_{CC} - V_{BE} - I_C R_C$$

$$S = \frac{1 + \beta}{\left( \frac{1 + \beta R_C}{R_B + R_C} \right)}$$

$$I_B \downarrow = \frac{V_{CC} - V_{BE}}{(I_B + R_C) \text{ fixed}} - \frac{I_C R_C}{(R_B + R_C) \text{ fixed}} \quad \text{--- (1)}$$



When  $T \uparrow$ ,  $I_{CO} \uparrow$  hence  $I_C \uparrow$

giving  $I_C = \beta I_B + (1 + \beta) I_{CO}$


$I_B$  is decreases by eq<sup>n</sup> (1)

Hence effect cancel out.

Q.

$$S = \frac{1 + \beta}{1 + \beta \frac{R_C}{R_B + R_C}}$$

$$I_0 = \frac{1 + 100}{1 + \frac{100 \times 3}{R_B + 3}}$$



$$10 = \frac{10}{(R_B + 3) + 3000} (10 + 3)$$

$$10 \left\{ (R_B + 3) + 3000 \right\} = 10 \times (R_B + 3)$$

$$10R_B + 30 + 30000 = 10R_B + 30$$

$$10R_B - 10R_B = -303 + 30 + 30000$$

$$R_B (91) = 2727$$

$$R_B = \frac{2727}{91} = 29.967$$

$$\boxed{R_B \approx 30k}$$

Q.

$$-10 + (I_B + I_C) 3k + I_B \times 30k + 0.7 = 0$$


$$I_B \times 33k + I_C \times 3k = 9.3$$

$$I_B \times 33k + I_B \times 300k = 9.3$$

$$\{ I_C = \beta I_B \}$$

$$I_B = \frac{9.3}{333k} = 0.02$$

$$I_C = \beta \times 0.02$$



Applying in outward loop :-

$$-10 + I_E \times 3k + V_{CE} = 0$$

$$V_{CE} = 10 - I_E \times 3k$$

$$\boxed{V_{CE} = 3.44V}$$

Q.

$$\therefore S = \frac{1 + \beta}{1 + \beta \frac{R_c}{R_B + R_c}}$$

$$S = \frac{1 + \beta (R_B + R_c)}{(R_B + R_c) + \beta R_c}$$

$\therefore \beta$  is very large

$$S_0 = \frac{\cancel{\beta} (R_B + R_c)}{\cancel{\beta} R_c}$$


$$S = \frac{R_B + R_c}{R_c}$$

$$10 = \frac{R_B + 3}{3}$$

$$30 = R_B + 3$$

$$R_B = 30 - 3$$

$$\boxed{R_B = 27} \quad \underline{\underline{\text{Ans}}}$$



$\beta = \text{large}$

$S = 10$

find  $R_B = ?$

Note:-

$\therefore \beta = \text{large}$





So  $R_B$  can't be found by loop.

# \* Self Bias / Voltage Divider Bias / 10 ten tra Divides


Bias :-

## Thevenin's Theorem :-

for any linear and bilateral networks seen from two terminal A, B the simplified representation a voltage source ( $V_{th}$ ) and a single Resistance ( $R_{th}$ ) in series with ( $V_{th}$ ).



$$y = mx$$



$$y = mx + c$$


$$3 \frac{d^2 y}{dx^2} + 7 \frac{dy}{dx} + 3y + \textcircled{2} = 0$$


← Constant term

So given eqn is non-linear eqn.


Linear graph must passing through the origin.

Ohm's law :-







Simplified diagram.



$R_1, R_2 =$  from voltage divider Rule.

$$V_{TH} = \frac{V_{CC} \times R_2}{R_1 + R_2}$$



$$S = \frac{1 + \beta}{1 + \beta \frac{R_E}{R_C + R_E}}$$

$$-V_{th} + I_B R_B + V_{BE} + I_B R_E = 0$$

$$-V_{th} + I_B R_B + V_{BE} + (I_B + I_E) R_E = 0$$

$$I_B (R_B + R_E) + I_C R_E = V_{th} - V_{BE}$$

$$\therefore I_B = \frac{V_{th} - V_{BE}}{R_B + R_E} - \frac{I_C R_E}{R_B + R_E} \quad \text{--- (1)}$$

↑  
fixed

"As temp increases  $I_{CO}$  increases and  $I_C$  is also increases given by -



$$I_C = \beta I_B + (\beta + 1) I_{CO}$$

Simultaneously  $I_B$  decreases given by eqn (1). Increase in  $I_{CO}$  decrease in  $I_B$ , the effect cancels out. Hence  $I_C$  will be stable."

~~For the given circuit~~

Bias	Stability factor	Approximate analysis - (P. Jarge)
Fixed	$S = 1 + \beta$	$\beta$
C-B bias	$\frac{1 + \beta}{\beta \frac{R_C}{R_B + R_C}}$	$\frac{1 + \beta}{R_C}$
Self Bias	$\frac{1 + \beta}{\beta \frac{R_C}{R_B + R_E}}$	$\frac{1 + \beta}{R_E}$

Q. For the given circuit diagram draw the load line, calculate Q-point, determine the stability factor.



$$-5 + I_B \cdot 50 + 0.7 + I_E \times 2k = 0$$

$$\Rightarrow -5 + I_B \times 50 + 0.7 + (I_B + I_C) \times 2k = 0$$

$$\Rightarrow 52I_B + 2I_C = 4.3$$

$$\Rightarrow 52I_B + 200I_B = 4.3 \quad \{ I_C = \beta I_B \}$$

$$\Rightarrow I_B (252k) = 4.3$$

$$I_B = \frac{4.3}{252k} = 0.017mA$$

$$\boxed{I_B = 0.017mA}$$

$$I_C = \beta I_B$$

$$I_C = 100 \times 0.017 \Rightarrow \boxed{I_C = 1.7mA}$$



$$-10 + I_C \times 3 + V_{CE} + I_E \times R_E = 0$$

$$\Rightarrow 3I_C + V_{CE} + I_B R_E + I_C R_E = 10$$

$$\Rightarrow 5I_C + 0.017 \times 2 = 10 - V_{CE}$$



$$\Rightarrow V_{CE} =$$

$$S = \frac{1 + \beta}{1 + \beta \frac{R_E}{R_B + R_E}} = \frac{1 + 100}{1 + 100 \times \frac{50}{50 + 2}}$$

$$= \frac{101}{1 + 100 \times \frac{50}{52}}$$

$$S = \frac{101 \times 52}{52 + 100 \times 50}$$

Q. for the given circuit diagram determine the resistances.



$\beta = 100$   
 $I_C [2 \text{ m.A.}] =$   
 $S = 10$   
 $V_{BE} = 0.7$

$$R_B = \frac{R_1 R_2}{R_1 + R_2} \quad \text{--- } \textcircled{I}$$

$$V_{th} = \frac{V_{CC} \times R_1}{R_1 + R_2} \quad \text{--- } \textcircled{II}$$

①/②

$$\frac{R_B}{V_{th}} = \frac{\cancel{R_1} R_2}{V_{CC} \cancel{R_1}} = \frac{R_2}{V_{CC}}$$

$$\boxed{\frac{R_B}{V_{th}} = \frac{R_2}{V_{CC}}}$$

$$S = \frac{1 + \beta}{1 + \beta \cdot \frac{R_E}{R_B + R_E}} \Rightarrow \frac{101}{1 + \frac{100}{R_B + 1}} = 10$$

$$= \frac{(101)(R_B + 1)}{R_B + 101} = 10$$

$$= 10R_B + 1010 = 101R_B + 101$$

$$\rightarrow 91R_B = 1010 - 101$$

$$91R_B = 909$$

$$R_B = \frac{909}{91}$$

$$= 9.9 \approx 10$$

$$\boxed{R_B = 10k}$$

(2mA, 0V)

$$I_C = 2mA, \quad V_{CE} = 0V$$

$$I_B = \frac{I_C}{\beta} = \frac{2}{100} = 0.02mA$$

$$\boxed{I_B = 0.02 \text{ mA}}$$

$$-V_{th} + I_B \times R_B + V_{BE} + I_E \times R_E = 0$$

$$\Rightarrow I_E = \frac{V_{th} - V_{BE}}{I_B R_B}$$

$$= \frac{V_{th} - 0.7}{0.02 \times 10}$$

$$I_B + I_C = \frac{V_{th} - 0.7}{0.2}$$

$$\Rightarrow V_{th} = 0.2 (0.02) + 0.7$$

$$\boxed{V_{th} = 2.9 \text{ V}}$$

$$\frac{R_B}{V_{th}} = \frac{R_2}{V_{CC}}$$

$$R_2 = \frac{V_{CC} \times R_B}{V_{th}} = \frac{16 \times 16}{2.9}$$

$$R_2 = \frac{160}{2.9} \text{ k} =$$

$$R_B = \frac{R_1 R_2}{R_1 + R_2} =$$

Applying loop :-

$$-16 + I_C \times R_C + V_{CE} + I_E R_E = 0$$

$$\Rightarrow R_C = \frac{2.02 + 16 - 8}{2} = \frac{-2.02 + 8}{2}$$

$$= \frac{5.98}{2} = 2.98 \text{ V}$$

$$\boxed{R_C = 2.98 \approx 3 \text{ V}}$$

Q. Repeat the previous question assuming  $\beta$  is very large.

$$S = 1 + \frac{R_B}{R_E}$$

$$10 = 1 + \frac{R_B}{R_E}$$

$$9 = \frac{R_B}{1}$$

$$\boxed{R_B = 9K}$$

$$R_B = \frac{R_1 R_2}{R_1 + R_2}$$

$$V_{th} = \frac{V_{CC} R_1}{R_1 + R_2}$$

$$\frac{R_B}{V_{th}} = \frac{R_2}{V_{CC}}$$

Applying loop  $\div$

$$V_{th} + 0.7 + 2 \times 1 = 0$$

$$V_{th} = 0.7 + 2 = 2.7$$


$$\boxed{V_{th} = 2.7V}$$

for (14)

$$\frac{9}{2.7} = \frac{R_2}{16}$$

$$R_2 = \frac{16 \times 9}{2.7} = \frac{160}{3} = 53.33$$

$$\boxed{R_2 = 53.33K}$$



$$R_B = \frac{R_1 R_2}{R_1 + R_2}$$

$$9 = \frac{R_1 \times 58.33}{R_1 + 58.33}$$


$$9R_1 + 9 \times 58.33 = R_1 \times 58.33$$

$$9 \times 58.33 = R_1 \times 58.33 - 9R_1$$

$$R_1 = \frac{9 \times 58.33}{(58.33 - 9)}$$

$$R_1 = 10.8272$$

Pg. - 17  
Q. 84



$$\frac{V_{CC}}{R_C} = \frac{12}{2} = 6 \text{ m.A}$$

(b) and (c)

$$-9.7 + I_B \times 300 = 0$$



$$I_B = \frac{9.7}{300}$$

$$I_B = 0.032 \text{ m.A}$$

$$I_{BQ} = 32 \mu\text{A}$$

(b) Output

Q.38



$$-15V + I_B \times 100k + 0.7 + (I_B + I_C) \times 100\Omega = 0$$

$$I_B \times 100k + (I_B + I_C) \times 0.1k = 14.3$$

$$I_B \times 100k + (I_B + 100I_B) \times 0.1k = 14.3$$

$$I_B (100k + 10.1k) = 14.3$$

$$I_B = \frac{14.3}{110.1} \text{ m.A}$$

$$I_B = 0.13 \text{ m.A}$$

$$I_C = \beta I_B$$

$$I_C = 100 \times 0.13 \text{ m.A.}$$

$$I_C = 13 \text{ m.A.}$$

$$-15 + I_C \times 0.9 + V_{CE} + (I_B + I_C) \times 0.1k = 0$$

P.g. 11

Q. 52


$$-5V + I_B \times 1k + 0.7 = 0$$

$$\Rightarrow I_B = 4.3 \text{ m.A.}$$

$$I_C = \beta I_B$$

$$I_C = 4.3 \times 100 \text{ m.A.}$$
$$= 4.3 \times 10^{-3} \times 10^3 \text{ A}$$


$$I_C = 0.43 \text{ A}$$




P.g. 13

Q. 67

Ans (d)



\* Power Dissipation in the Transistor :-



Power dissipation in emitter junction.

$$P_E = V_{BE} \times I_E \quad \text{--- (I)}$$

Power add in collector junction

$$P_C = V_{CB} \times I_C \quad \text{--- (II)}$$

Total Power

$$P_T = P_E + P_C$$

$$= V_{BE} \times I_E + V_{CB} \times I_C$$

$$P_T = V_{CB} I_C + V_{BE} I_E \quad \text{--- (III)}$$



$$P_t = (V_{CE} + V_{BE}) I_C$$

$$P_t = V_{CE} I_C$$

TJFR


p. 94

Q. 13

$$-2 + 0.7 + I_C \times 100 = 10 \quad \left\{ \begin{array}{l} \because I_B = I_C \\ I_B = 0 \text{ approx} \end{array} \right.$$

$$I_C = \frac{1.3}{100}$$

$$I_C = 13 \text{ mA}$$



$$-15 + 13 \times 0.5 + V_{CE} + 13 \times 0.1 = 0$$

$$\Rightarrow V_{CE} = 15 - 6.5 - 1.3$$

$$= 15 - 7.8 = 7.2$$

$$V_{CE} = 7.2 \text{ V}$$

$$P = V_{CE} \times I_C$$


$$= 13 \times 7.2$$

$$P = 93.6 \text{ mWatt.}$$

Ans

Second Method :-

$$- V_{CE}$$



Q. For the given circuit diagram calculate power dissipation across the transistor.

From previous qns.


$$I_C = 1.7 \text{ mA}$$

$$V_{CE} = 1.4 \text{ V}$$

$$I_B = 0.017 \text{ mA}$$

$$\therefore P_t = (1.7 \times 1.4) \text{ mW}$$

$$P_t = 2.38 \text{ mW}$$



Exact Method:-

$$V_{CB} = V_{CE} - V_{BE}$$

$$= 1.46 - 0.7$$

$$V_{CB} = 0.76 \text{ V}$$


$$P_t = V_{BE} \times I_B + V_{CB} \times I_C$$

$$= 0.7 \times 0.017 + 0.76 \times 1.7$$

$$= 1.2011 + 1.292$$

$$P_t = 2.49 \text{ mW}$$

Q. For the given circuit diagram find power dissipation.






# Field Effect Transistor



The device operating under the influence of electric field. It is a unipolar device i.e. single type of charge carriers involved in the conduction process. Only majority carriers present & minority carriers negligible hence minority carrier current also negligible. Hence device is independent of temp. Hence thermally stable.

\* Construction of Junction Field Effect Transistor

## Field Effect Transistor




⇒ MOSFET is having very high input resistance as compared to JFET because oxide layer is used in MOSFET. ( $S_2 + O_2 \xrightarrow{1400^\circ}$ )




### \* Construction of n-channel JFET :-

FET is a "symmetrical" device because drain and source are interchangeable but B.J.T. is a non-symmetrical device because collector & emitter are not interchangeable.



\* Biasing of JFET :-  
(Biasing means how to apply the voltage to work the device).



for the analysis of the transistor since gate is Reverse Biased then  $I_G = 0$


\* Transfer Characteristic :-

Since input current  $I_G = 0$


it is not possible to draw input characteristics Hence transfer characteristics are implemented.

The shape of the depletion region is larger near ~~gate~~ Drain and smaller near source.

The shape of depletion layer is Wedge shape.



When  $V_{DS} = 0$  the current through the channel is max<sup>m</sup>. As  $V_{DS}$  increases reverse bias voltage is increases.



The depletion region will move towards each other, the

flow of charge carriers reduces. Hence current also decreases.

As  $V_{DS}$  increases to such an extent the two depletion region penetrate in each other current through the channel is zero that voltage is called pinch-off voltage ( $V_{GS}$  cut off or  $V_{GS}$  off).

$$I_D = I_{DSS} \left[ 1 - \frac{V_{GS}}{V_p} \right]^2$$

→ It is a square law device.

\* Transconductance :-

$$\begin{aligned} \frac{\partial I_D}{\partial V_{GS}} &= \frac{\partial}{\partial V_{GS}} \left[ I_{DSS} \left( 1 - \frac{V_{GS}}{V_p} \right)^2 \right] \\ &= I_{DSS} \frac{\partial}{\partial V_{GS}} \left[ 1 - \frac{V_{GS}}{V_p} \right]^2 \\ &= 2 I_{DSS} \left[ 1 - \frac{V_{GS}}{V_p} \right] \left[ -\frac{1}{V_p} \right] \end{aligned}$$



$$g_m = -\frac{2 I_{DSS}}{V_p} \left[ 1 - \frac{V_{gs}}{V_p} \right]$$

\* Maximum Transconductance :-

$$(g_m)_{\max} = \frac{-2 I_{DSS}}{V_p} \quad (\because V_{gs} = 0)$$

Q. An n-channel junction field effect transistor has  
 $I_{DSS} = 10 \text{ mA}$ ,  $V_{gs} = -2 \text{ V}$ ,  $V_p = -8 \text{ V}$   
 Calculate  $I_D$ ,  $g_m$ ,  $(g_m)_{\max}$ .

Sol<sup>n</sup>

$$I_D = 10 \left[ 1 - \frac{2}{8} \right]^2$$

$$= 10 \left[ \frac{6}{8} \right]^2$$

$$I_D = 5.6 \text{ mA}$$

$$g_m = \frac{-2 \times 10}{-8} \left[ 1 - \frac{2}{8} \right]$$


$$= \frac{5}{2} \left( \frac{6}{8} \right) = \frac{15}{8}$$

$$g_m = 1.8 \frac{\text{mA}}{\text{V}} \text{ or } \mu\text{S}$$

$$(g_m)_{\max} = \frac{7.2 \times 10}{7.4}$$

$$(g_m)_{\max} = 2.5 \text{ Sines.}$$

Q. For the given circuit diagram.



$$I_D = I_{DSS} \left[ 1 - \frac{V_{GS}}{V_p} \right]^2$$

$$+2 + I_g \times 90k + V_{GS} = 0$$

$$\therefore I_g = 0$$

$$\text{So } V_{GS} = -2 \text{ V}$$

$$I_D = 10 \left[ 1 - \frac{2}{10} \right]^2 = 10 \times \frac{8}{10} \times \frac{8}{10}$$

$$I_D = 0.4 \text{ mA.}$$

$$(g_m)_{\max} = \frac{+2 \times 10^{-3}}{+10} = 2$$

$$(g_m)_{\max} = 2$$

$$g_m = \frac{-2I_{DSS}}{V_p} \left(1 - \frac{V_{GS}}{V_p}\right)$$

$$= \frac{+2 \times 10 \text{ mA}}{+10} \left[1 + \frac{2}{10}\right]$$

$$= 2 \times \frac{4}{5} = \frac{8}{5}$$

$$g_m = 1.6$$

Q.88

Soln

check - 3.16 Av

$$I_{DSS} = 5 \text{ mA}$$

$$V_p = -5$$

$$V_{GS} = -2.5$$

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_p}\right]^2$$

$$= 5 \left[1 - \frac{2.5}{-5}\right]^2$$


$$= 5 \times 16$$

$$= 80$$

Q.11

Always  $I_S = I_D$

(for numerical value)



$$I_D = \frac{20 - 10}{2} = \frac{10}{2} = 5 \text{ m.A.}$$



Q. An n-channel JFET having  $I_D$  changes from 3mA to 3.1mA if  $V_{gs}$  changes from (-2 to -1.8)Volt. find transconductance

sol<sup>n</sup>

$$g_m = \frac{\partial I_D}{\partial V_{gs}} = \frac{(3.1 - 3)}{(-1.8 - (-2))} = \frac{0.1}{0.2}$$

$$g_m = 0.5 \frac{\text{m.A}}{\text{V}}$$

Q. for the given circuit diagram find  $I_D$ ,  $I_S$ ,  $V_o$  shown in figure.



Equivalent

$$V_g = \frac{20 \times 20}{20 + 80} = \frac{400}{100} = 4 \text{ Volt.}$$

$$V_g = 4 \text{ Volt}$$

$$-4 + I_g \times 16k + V_{gs} + I_s \times 2k = 0$$

$$-4 + (-2) + I_s \times 2k = 0$$

$$\therefore I_s = \frac{6}{2} = 3 \text{ m.A} = I_D$$

In second loop:-

$$-20 + I_D \times 3 + V_o = 0$$

$$V_o = 20 - I_D \times 3$$

$$= 20 - 3 \times 3$$

$$V_o = 11 \text{ V}$$

Determine the voltage  $V_{DS} = ?$

$$-20 + I_D \times 3k + V_{DS} + I_S \times 2k = 0$$

$$-20 + 3mA \times 3k + V_{DS} + 3mA \times 2k = 0$$

$$V_{DS} = 20 - 9 - 6$$

$$V_{DS} = 5V$$

Second method :-

$$V_o = +V_{DS} + I_S \times 2k$$





$$\text{So } V_{DS} = V_o - I_S \times 2k$$

$$= 11 - 3 \times 2$$

$$= 11 - 6$$


$$V_{DS} = 5V$$

\* Source Transformation :- <sup>always</sup> In ammeter Resistance is in parallel




Q.35



8/17



Simplified Diagram.



$$R_{11} = \frac{R_1 R_2}{R_1 + R_2} = \frac{12 \times 6}{12 + 6} = \frac{12 \times 6}{18} = 4 \text{ k}\Omega$$





$$-49V + 4k\Omega + 0.7 + 8.8k\Omega$$

$$7.31 = 7.3$$

$$7.31 = 7.3$$

$$I = 1 \text{ mA}$$

Q. for the given circuit diagram




$$-16 + i(8 + 2)k + 0.6 = 0$$

$$10i = 15.4$$


$$i = \frac{15.4}{10}$$

$$i = 1.54 \text{ mA}$$

Q. Convert the entire <sup>circuit in</sup> single current and single resistance.









$$R_{11} = \frac{4 \times 2 \times 4}{4 + 2 + 4} = \frac{4 \times 2}{4 + 2} = \frac{8}{6}$$



$$= \frac{\frac{8}{6} \times 4^2}{\frac{8}{6} + 4^2} = \frac{\frac{16}{3}}{\frac{16}{3} + 16} = \frac{16}{3} \div \frac{64}{3} = 1 \text{ k}$$

$$R_{11} = 1 \text{ k}$$



\* Output characteristics of JFET:-





$\Rightarrow$  When  $V_{DS}$  applied the two depletion region will try to move towards each other simultaneously a potential difference is applied hence electric field generated in the channel pointing from (+ to -ve) Drain to Source which will maintains a constant gap between two depletion region, Hence constant amount of current flows through the channel.

# \* LOGIC FAMILIES \*

## Analog to Digital Converter And Digital to Analog Converter

\* Analog to Digital Converter :-

\* Counter type ADC ← Basic Converter.

\* Successive approx type ADC ← Uniform Converter

\* Flash type Converter ADC ← Fastest converter or simultaneous converter.

\* Dual slope Converter ADC ← Slowest Converter

\* Digital to Analog Converter :-

\* Weighted register type

\* R to 2R ladder network.

\* Characteristic Properties of Digital to analog Converter

→ Different parameters of Converter -

① Resolution

② Percentage Resolution


③ Full scale voltage

④ Analog voltage.

### ① Resolution :-

Due to increment at 1-bit in L.S.B. change in the analog voltage the change is called as resolution.

Gy :-



$$\text{Resolution} = \frac{V_r}{2^n - 1}$$

$V_r \rightarrow$  Voltage applied to corresponding to logic 1.

### ② Percentage Resolution :-

$$= \frac{\frac{V_r}{2^n - 1}}{V_r} \times 100\%$$

$$\% \text{ Resolution} = \frac{1}{2^n - 1} \times 100\%$$

$n =$  no. of bits


### ③ Full Scale Voltage :-

$$V_{fs} = V_r \quad (\text{always})$$

## ④ Analog Voltage :-

$$\text{Analog voltage} = \text{Resolution} \times \text{Decimal equivalent}$$

Ex -



Q A digital to Analog converter having %R = 0.4%  
Identify number of bits involved in the conversion

Sol<sup>n</sup>

$$\% \text{ Res} = 0.4\% = \frac{1}{2^n - 1} \times 100\%$$

$$\Rightarrow \frac{0.4}{100} = \frac{1}{2^n - 1}$$

$$\Rightarrow \frac{1000}{0.4} = 2^n - 1$$

$$\Rightarrow 2^n - 1 = 250$$

$$\Rightarrow 2^n = 251$$

$$\Rightarrow 2^n \approx 2^8$$

So  $n = 8$

below no. of bits not in fraction of decimal so  
We write  $2^{7.9} = 2^8$   
in place of 251 we write 25

Q. A 8 bit Digital to analog converter having voltage applied corresponding to logic -1 = 10V. Calculate

(1) R      (2) % R      (3)  $V_{fs}$

(4) Calculate Analog voltage corresponding to 1110.

Sol<sup>n</sup>

(1)  $Res. = \frac{V_r}{2^n - 1} = \frac{10}{2^8 - 1} = \frac{10}{255} = 0.03$

$$Res = 0.03$$

(11)  $\% Res. = \frac{1}{2^n - 1} \times 100\%$

$$= \frac{1}{255} \times 100 = \frac{100}{255} \% = 0.39\%$$

(3)  $V_{fs} = V_r$

$$V_{fs} = 10V \quad \because V_r = 10V$$

(4)  $A = 0.03 \times 14$

$$A = 0.42$$

Q A 3-bit digital to analog to digital converter having applied voltage range from  $-10V$  to  $+10V$  calculate resolution and % Resolut.

Sol<sup>n</sup>

$$R = \frac{V_r}{2^n - 1}$$

$\therefore V_r =$  potential difference

$$V_r = 10 - (-10) = 20V$$

$$\text{So } R = \frac{20}{2^3 - 1} = \frac{20}{8 - 1} = \frac{20}{7}$$

$$\boxed{R = 2.8 \text{ V}}$$

$$\% R = \frac{1}{2^3 - 1} \times 100 \%$$

$$= \frac{1}{7} \times 100$$

$$\boxed{R = 14.2 \text{ \%}}$$

Q.93

Sol<sup>n</sup>

$$R = \frac{1}{2^n - 1}$$

$$= \frac{1}{2^6 - 1} = \frac{1}{64 - 1} = \frac{1}{63}$$

$$R = 0.01587$$

$$A = R \times 20$$

$$= 0.01587 \times 20$$

$$A = 0.3174$$

If

$$V_r = 10$$

$$R = \frac{10}{2^6 - 1} = \frac{10}{63} = 3.17$$

$$A = \frac{10}{63} \times 20 = \frac{200}{63}$$

$$\boxed{A = 63.49}$$

Q. 33 The high input impedance of field effect transistor (FET) amplifier is due to,

- (a) The pinch-off voltage (b) Its very low gate current  
(c) The source and drain being far apart (d) The geometry of the FET



110



# Modulation

$$f(x) \rightleftharpoons F(x) \quad \begin{matrix} \text{it} \\ \text{is} \\ 10k \end{matrix}$$

$$f(x) \cos w_0 x \rightleftharpoons \frac{1}{2} [F(x-w_0) + F(x+w_0)]$$

$\uparrow$   $2k$                                    $\uparrow$   $8k$                                    $\uparrow$   $12k$

$$\text{Power} = \frac{\text{Energy}}{\text{Time}}$$

generally  
consider.

$$\uparrow \text{Power} = \text{Energy} \times \text{frequency} \uparrow$$

\* Modulation is used to increase the strength of signal so that it can travel large distance into the space (wireless communication).

Q. 17

Soln

$$X = 7 \text{ MHz}$$


$$w_0 = 10k \text{ Hz}$$

$$w_0 = 0.01 \text{ MHz}$$

$$\begin{aligned} \text{So} &= X - w_0 \text{ to } X + w_0 \\ &= 7 - 0.01 \text{ to } 7 + 0.01 \\ &= 6.99 \text{ to } 7.01 \text{ MHz} \end{aligned}$$

# Analog to Digital Converter

## \* Counter type Converter :-



When all the difference of comparator is +ve, output assumed as 1. Clock will enter into the counter, Count Sequence increases.


When the difference of op-amp becomes -ve output becomes zero. Clock will stop entering into the counter. The Binary value at which counter stop that will be considered as digital output for the applied analog output.

\* When applied voltage is 1V (~0.9V) then minimum clock pulse required is one.

⇒ maximum number of clock pulse required =  $2^n - 1$ .


⇒ Minimum conversion time =  $1 \times T_{\text{clock}}$

⇒ Maximum =  $(2^n - 1) \times T_{\text{clock}}$ .



(Memorize)


# \* Successive Approximation type Converter:-



Whenever difference of op-amp either +ve or negative registers will perform shift operation but control circuit is designed in such a way that when difference is  $\pm$  during shifting the previous bit which was  $\pm$  will be kept as it is, when difference is zero (-ve) during shifting operation the previous bit which was set (1) becomes reset (0).


$\Rightarrow$  S.A.R. type converter is independent of applied voltage only depends on number of bits.

No. of clock pulse required = n



maximum conversion time =  $n \times T_{clk}$

\* Flash Type Converter :-



Number of used registers =  $2^n$

$n$  = no. of bits

No. of registers = 2 (for 2-bit.)

No. of comparators (Op-amp) =  $(2^n - 1)$

(99) (9)

(79) remains unchanged.

i/p	$y_1$	$y_0$
$V_a < V_r/4$	0	0
$V_r/4 < V_a < V_r/2$	0	1
$V_r/2 < V_a < 3V_r/4$	1	0
$V_a > 3V_r/4$	1	1

fastest converter (flash type) . required only one clock pulse." {It is fastest converter but it is ~~fast~~ much expensive?}

No. of clock pulse = 1.

Maximum Conversion time =  $1 \times T_{\text{clock}}$

Converter	no. of clock pulse
Counter type	min = 1 max <sup>m</sup> = $2^n - 1$
SAR Type	n
Flash - type	1
Dual Slope	$2^{n+1}$

Q. A 12-bit converter (ADC), time period of one clock pulse  $12 \mu\text{sec}$  its maximum conversion time is  $14 \mu\text{sec}$ . then the type of converter may be?

- (a) Counter type                      (b) SAR type  
 (c) Flash type []              (d) Dual Slope type.

Sol<sup>n</sup>

$$T_{\text{clk}} = 12 \mu\text{s}$$

$$n = 12$$

$$\text{max}^m \text{ Conv} = 14 \mu\text{sec.}$$


$$1 \times 12 = 12 \mu\text{sec} \approx 14 \mu\text{sec.} \quad \underline{\underline{\text{An}}}$$

# \* Digital to Analog Converter :-

(1) Weighted Register Type

(2) R-2R Ladder Type

(1) Weighted Register Type - <sup>least resistance</sup> <sub>MSB (maximum current)</sub>



The branch which is having minimum current represent L.S.B., for maximum branch current represents M.S.B.


$$\text{Value of maximum resistance} = 2^{(n-1)}$$

Q. For the given op-amp network shown if the minimum value of resistance is  $1\text{ k}\Omega$  identify current flowing through -

(i) M.S.B.      (ii) L.S.B.      (iii) o/p voltage.

(iv) Identify the binary value corresponding to which o/p is calculated.

Sol<sup>n</sup>



$$I_{MSB} = \frac{5-0}{1K} = 5 \text{ m.A.}$$

$$I_{MSB} = 5 \text{ m.A.}$$

$$I_{LSB} = \frac{5-0}{8} = \frac{5}{8} = 0.625 \text{ m.A.}$$

$$I_{LSB} = 0.625 \text{ m.A.}$$

$$I_1 + I_2 + I_3 + I_4 + I_S = 0$$

$$5 \text{ m.A.} + 0.625 + \frac{V_0 - 0}{10K} = 0$$

$$\frac{V_0}{10} = -5.625 \text{ m.A.}$$

$$V_0 = -56.25 \text{ V}$$

MSB

LSB

1

0

0

1

↓

↓


(5V)

(5V)

= 9




(2) R-2R Ladder Network :-



$$\text{Decimal voltage} = \frac{V}{2^{n-1}} \times \text{decimal equi.}$$

Q. For the given circuit diagram calculate the analog o/p voltage shown in figure.





$$V = \frac{10}{2^3 - 1} \times 5 = \frac{50}{7} = 7.1V.$$

$$\frac{V_o}{7.1} = -\frac{R_f}{R_i}$$

$$\frac{V_o}{7.1} = \frac{-10k}{1k}$$

$$V_o = -71V$$

Q: For the given network calculate analog o/p voltage.



$\frac{V_r}{2^n - 1} \times \text{decimal equivalent}$

$$V = \frac{10}{2^4 - 1} \times 13 = \frac{10}{15} \times 13 = \frac{130}{15} = 8.6V.$$

$$V = 8.6V$$

$$\frac{8.6 - V_{a1}}{4k} = I \times 0$$

$$V_{a1} = 8.6 \text{ V}$$

$$I_1 + I_2 = 0$$

$$\frac{0 - 8.6}{1k} \neq \frac{V_o - 8.6}{10k} = 0$$



$$\frac{V_o - 8.6}{10} = 8.6$$

$$V_o - 8.6 = 86$$

$$V_o = 86 + 8.6$$

$$V_o = 94.6 \text{ V} \quad \underline{\text{Ans}}$$

Q2




$$\frac{V_o - 8.6}{k} = 0$$

$$V_o = 8.6 \text{ V}$$



$$Z_i = \infty$$



$$V_1 = f(I_1, V_2) \quad \text{--- (1)}$$

$$I_2 = f(I_1, V_2) \quad \text{--- (2)}$$


$$\left\{ \begin{array}{l} \frac{I_c}{I_b} = \beta \\ I_c = \beta I_b \\ I_2 = \beta I_1 \end{array} \right.$$

Now  $V_1 = h_{11}I_1 + h_{12}V_2$  --- (\*)

$$I_2 = h_{21}I_1 + h_{22}V_2 \quad \text{--- (**)}$$

$$\Rightarrow -V_1 + h_{11}I_1 + h_{12}V_2 = 0$$

So Draw circuit :-



$$\therefore V_1 = h_{11}I_1 + h_{12}V_2$$

$$I_2 = h_{21}I_1 + h_{22}V_2$$

When o/p voltage = 0 means  $V_2 = 0$

then,

$$h_{11} = \frac{V_1}{I_1} = h_i$$

$h_{21} = \frac{I_2}{I_1}$  means it is gain (constant) =  $h_f$   
forward gain


$$I_1 = 0$$

$$V_1 = h_2 V_2$$

$$h_2 = \frac{V_1}{V_2} = h_r = \text{Reverse voltage gain.}$$

$$\Rightarrow I_2 = h_4 V_2$$

$$h_4 = \frac{I_2}{V_2} = h_o =$$



	CE	C.C	CB
$h_i$	$h_{ie}$	$h_{ic}$	$h_{ib}$
$h_r$	$h_{re}$	$h_{rc}$	$h_{rb}$
$h_f$	$h_{fe}$	$h_{fc}$	$h_{fb}$
$h_o$	$h_{oe}$	$h_{oc}$	$h_{ob}$

$A_F, A_V, R_{in}, R_{out} \rightarrow$  then we can not apply loop we can apply above steps.

## \* Current Gain :-

$A_I =$  Current gain

$$I_L = -I_2$$

$$V_2 = I_L R_L$$

$$V_2 = -I_2 R_L$$

$$I_2 = h_f I_1 + I_2$$

$$I_2 = h_f I_1 + V_2 h_o$$


$$I_2 = h_f I_1 - I_2 \cdot R_L h_o$$

$$I_2 + I_2 h_o R_L = h_f I_1$$

$$I_2 [1 + h_o R_L] = h_f I_1$$

$$\frac{I_2}{I_1} = \frac{h_f}{1 + h_o R_L}$$

$$\frac{I_L}{I_1} = \frac{-I_2}{I_1} = \frac{-h_f}{1 + h_o R_L}$$



## \* Input Resistance :-

$$-V_1 + I_2 h_i + h_r V_2 = 0$$

$$V_1 = h_i I_1 + h_r V_2$$

Now divided by  $I_1$

$$\frac{V_1}{I_1} = h_i + h_r \frac{V_2}{I_1}$$

$$\frac{V_1}{I_1} = h_i + h_r \left( \frac{I_2}{I_1} \right) R_L$$

$$R_{in} = \frac{V_1}{I_1} = h_i + h_r A_I R_L$$

\* Voltage Gain ( $A_v$ ) :-

$$V = IR$$


$$A_v = A_I R_L$$

$$A_v = A_I + \frac{R_L}{R_{in}}$$

\* Output Resistance :-

$$R_o = \frac{1}{h_o}$$

Equivalent diagram :-



$$A_I = \frac{-h_f}{1+h_r} = -h_f$$

$$R_{in} = h_i$$

$$A_v = \frac{A_I R_L}{R_{in}}$$

$$R_o = \frac{1}{h_o}$$



# Steps of A.C. Analysis :-

- ① Ground all the DC sources
- ② Short all the capacitors
- ③ Draw the equivalent diagram for the calculation of equivalent load resistance. and use that  $R_L$  in circuit analysis.


Q. for the given circuit ~~of~~ diagram calculate -  
 Current gain, voltage gain, input resistance  
 and Output Resistance.

$$h_{ie} = 2K$$


$$h_{fe} = 100$$


$$h_{re} = 2 \times 10^{-4}$$

$$h_{oe} = 2 \times 10^{-6} \Omega$$



Sol<sup>n</sup> Equivalent diagram :-





$$A_I = -h_{fe} = -100$$

$$R_{in} = 2k = h_{ie}$$

$$A_V = A_I \frac{R_L}{R_{in}}$$

$$A_V = -100 \times \frac{1.5k}{2k} = -75$$

$$R_o = \frac{1}{h_{oe}} = \frac{1}{2 \times 10^{-6}} =$$


Now from equations -

$$R_{in} = h_{ie} + h_{re} \times A_I \times R$$

$$= 2k + (2 \times 10^{-4}) \times (-100) \times 1.5$$

$$R_{in} = 2 -$$

11. For the given circuit diagram determine input resistance, Output resistance, Current gain, Voltage gain.




$$h_{ie} = 1.5K$$

$$h_{fe} = 200$$

$$h_{re} = 2 \times 10^{-5}$$

$$h_{oe} = 2 \times 10^{-6} \Omega$$

12.




$$A_I = -h_{fe} = -200$$

$$h_{ie} = 1.5K = R_{in}$$


$$A_V = A_I \frac{R_L}{R_{in}} = -200 \times \frac{3K}{1.5K} = -400$$

$$R_o = \frac{1}{2 \times 10^{-6}} = 0.5 \Omega$$

Q.10



Soln




$$A_I = -35 = -h_{fe}$$

$$A_V = A_I \cdot \frac{R_L}{R_{in}} = -35 \times \frac{1000}{1000}$$

$$A_V = -35$$

Q. For the given circuit diagram Calculate Current gain, voltage gain, input ~~current~~ resistance, output resistance

Soln




$$h_{ie} = 2k$$

$$h_{fe} = 150$$

$$h_{re} = 0$$

$$h_{oe} = 0$$

Equivalent circuit diagram -



$$A_I = -h_{fe}$$

$$A_I = -150$$

$$R_{in} = h_{ie} = 2k$$


$$A_V = A_I \frac{R_L}{R_{in}}$$

$$= -150 \times \frac{2k}{2k}$$

$$A_V = -150$$


$$R_o = \frac{1}{h_o} = \infty$$

# \* Effect of $R_E$ in the circuit :-



$$-V_i + V_{BE} = 0$$

$$V_i = V_{BE}$$




$$-V_i + V_{BE} + I_E R_E = 0$$


$$V_{BE} = V_i - I_E R_E \quad \leftarrow \text{Negative feedback}$$

- The presence of emitter resistor creates negative feedback.
- The presence of emitter resistor in circuit reduces the overall voltage gain because it decreases the capability of transistor to reach cut-in voltage.

# \* RC - Coupled Amplifier :-



Direct.



RC-Coupled

When the output of (op-amp) any amp. directly connected with resistance (load) then it is called Direct coupled amplifiers.



When the output of any amp. connected with load via capacitor then it is called RC-Coupled amplifiers.

In direct coupled amplifiers output may contain d.c. and a.c. But in RC Coupled amplifier output contains only a.c. becoz capacitor blocks d.c. hence called as blocking capacitor.

$$X_c = \frac{1}{\omega c}$$

for d.c.  $\omega = \infty$ ,  $f = 0$

for a.c.



$$-V_1 + I_1 h_{ie} + \boxed{h_{re} V_2} + I_E R_E = 0$$

$\because$  here  $h_{re} \approx$  very less  $\approx 0$

So  $h_{re} V_2 \approx 0$

$$V_1 = h_{ie} I_1 + (I_B + I_C) R_E$$

$$V_1 = h_{ie} I_B + (I_B + I_C) R_E$$

$$V_1 = I_B h_{ie} + (I_B + \beta I_B) R_E$$

$$V_1 = I_B [h_{ie} + (1 + \beta) R_E]$$



$$\frac{V_1}{I_B} = h_{ie} + (1 + \beta) R_E$$

$$R_{in} = h_{ie} + (1 + \beta) R_E$$

So  $\uparrow R_{in}$

$$A_V = A_I \frac{R_L}{R_{in}}$$

So  $A_V \downarrow$

with $C_E$	without $C_E$
$R_{in} = h_{ie}$	$h_{ie} + (1 + \beta) R_E = R_{in}$


Q. For the given circuit diagram calculate  $A_V, A_I, R_{in}, R_o$

$$h_{ie} = 2k$$

$$\beta = 100 = h_{fe}$$


$$h_{oc} = 0$$

$$h_{re} = 0$$



$$\frac{I_2}{I_1} = h_{fe} = \frac{I_c}{I_B} = \beta$$

$$\beta = h_{fe}$$



$$A_I = -h_{fe} = -100$$

$$R_{in} = h_{ie} + R_E(1 + \beta)$$

$$= 2k + 2k(100 + 1)$$

$$= 204k$$

$$A_V = A_I \times \frac{R_L}{R_{in}}$$

$$= -100 \times \frac{2}{204}$$

$$A_V =$$


Q. For the given circuit diagram determine approximate voltage gain.

(a)  $-\frac{R_C}{R_E}$


(c)  $\frac{R_C + R_E}{2}$

(b)  $H \frac{R_C}{R_E}$

(d)  $-\frac{(R_C + R_E)}{2}$



1/8/17



$$A_V = A_I \frac{R_L}{R_{in}}$$

$$R_{in} = R_E (1 + \beta) + h_{ie}$$

$$A_V = \frac{-\beta R_C}{R_E (1 + \beta) + h_{ie}}$$

$$A_I = -\beta = -h_{fe}$$


$$R_L = R_C$$

$$\beta \gg 1$$


$$A_V = \frac{-\beta R_C}{h_{ie}} = - \frac{\beta \cdot R_C}{R_E} = - \frac{R_C}{R_E}$$

Q. For the given circuit diagram calculate (impedance) overall input resistance and overall output resistance.

- $h_{ie} = 2$
- $h_{fe} = 100$
- $h_{re} = 2 \times 10^{-4}$



# Equivalent




$$A_f = -h_{fe} = -100$$

$$R_{in} = h_{ie} = 2k$$

$$A_v = A_f \frac{R_L}{R_{in}} = -100 \times \frac{3}{2} = -150$$

$$R_L = 0.5 \text{ m}\Omega$$



overall input  
resistance.

$$= \frac{80 \times 20}{80 + 20} = \frac{1600}{100} = 16 \text{ k}\Omega +$$

$$= \frac{16 \times 2}{16 + 2} = \frac{32}{18} = 1.7 \text{ k}\Omega + 500 \Omega$$

$$= 0.5 + 1.7 = 2.2 \text{ k}\Omega$$

Overall output resistance -

$$= \frac{0.5 \times 3}{0.5 + 3} = \frac{1.5}{3.5} = 0.42 \text{ k}\Omega$$

Q. for the previous circuit calculate


values

$$h_{ie} = 1 \text{ k}$$

$$h_{fe} = 150$$

$$h_{oe} = 0$$

$$h_{re} = 0$$




$$A_I = -150$$

$$R_{in} = 1 \text{ k}$$

$$A_V = \frac{-150 \times 3}{1}$$

$$A_V = -450 \text{ k}\Omega$$

$$R_o = \frac{1}{h_o} = \infty$$




$$= \frac{20 \times 20}{20 + 20} = \frac{160}{40} \Rightarrow \frac{16 \times 1}{16 + 1} = \frac{16}{17}$$

$$= \frac{16}{17} + 0.5 = \frac{16 + 8.5}{17}$$

Overall i/p resis. =  $\frac{24.5}{17}$

Overall o/p resistance = 3k

Q11



$C_1$  = Blocking as well as Coupling Capacitor

$C_2$  = Blocking Capacitor & Coupling Capacitor

$C_E$  = Bypass Capacitor

$R_1$  &  $R_2$   $\rightarrow$  Biasing Resistor

$R_C$  is used for calculation of  $V_o$

# Logic Families

These are the technologies which are used to implement the logic function.

## Logic Families

### Saturated

Those logic families in which the devices enter into saturation region.

- RTL (Resistor Transistor Logic)
- DCTL (Direct Coupled Transistor Logic)
- I<sup>2</sup>L (Integrated Injected Logic)
- DTL (Diode Transistor Logic)
- HTL (High threshold transistor Logic)
- TTL (Transistor-Transistor Logic)

### Non-Saturated

Device does not enter in the saturation region.

- ECL [Emitter Coupled Logic]
- CMOS [Complementary metal oxide semiconductor technology]

\* Characteristic parameters of Logic families :-

- ① Time propagation delay
- ② Power dissipation
- ③ figure of merit (FOM)
- x ④ fan in
- ⑤ fan out






⑥ Nois Margin

⑦ High Logic

① Time Propagation Delay :-

offered by per logic gate normally measured in nano second.

It is the delay



Delay is offered in the logic gate during the transition from high to low or low to high

Imp. ⇒ Fastest Logic family is ECL, HTL is slowest.

## ② Power Dissipation :-

lower expenditure inside the logic gate to produce o/p.

CMOS has minimum power dissipation.

ECL has maximum power dissipation.

## ③ Figure of Merit (FOM) :-

Figure of Merit =  $\frac{\text{Power dissipation (n.s.)}}{\text{Power dissipation delay (m.w.)}}$

Unit  $\rightarrow$  Pico Joule.

Figure of merit must be as low as possible.

I<sup>2</sup>L has best figure of merit


HTL has worst figure of merit.

not imp.

## ④ Fan in :-

Maximum no. of i/p's that can be applied to a logic gate.

## ⑤ Fan Out :-




The output of one logic gate can be applied as input to the maximum no. of logic gate of same type is called as fan out.


CMOS: Maximum fan out

RTL: Minimum fan out.

### ⑥ Wired Logic :-



But



The output of two logic gate are joint at a point that point will behave as either OR-gate or AND-gate.

Only ECL behave as wired-OR rest all other logic behave as wired-AND.



### ⑦ Noise Margin :-

Maximum amount of noise added at the input so that it should not affect the output is called Noise Margin.



HTL  $\Rightarrow$  Best Noise Margin.

RTL  $\Rightarrow$  Worst Noise Margin



Q. Identify the logic gate.





Q. Identify the logic gate.



Q1




Q2 Identify the logic gate




Parameters	RTL/DTL	$I^2L$	DTL	HTL	TTL	ECL	CM
Time propagation Delay				Slowest		fastest	
Power Dissipation						Max	Min
FOM							
fan out							
Noise Margin							
Wired Logic							
Basic gate							

# Oscillators

Those circuit which produces sustained oscillations are called as oscillators.



In an oscillator always +ve feedback is used.



$$\therefore \frac{V_o}{V_{in}} = A$$


$$V_o = AV_i$$

Oscillator works without any external applied input.

Any disturbance (Noise) at the input may produce sustained oscillation.

Only if  $|A\beta| = 1$  is ~~it~~ also called Barkhausen Criteria.

### \* R-C Phase Shift Oscillator :-



The output of the common emitter configuration produces the phase shift of  $180^\circ$ . The additional 3 R-C stages are used to provide a phase shift of additional  $180^\circ$  so that overall phase shift become  $360^\circ (0^\circ)$ .